Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9884 Datasheet(PDF) 7 Page - Analog Devices

Part # AD9884
Description  100 MSPS/140 MSPS Analog Flat Panel Interface
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9884 Datasheet(HTML) 7 Page - Analog Devices

Back Button AD9884 Datasheet HTML 3Page - Analog Devices AD9884 Datasheet HTML 4Page - Analog Devices AD9884 Datasheet HTML 5Page - Analog Devices AD9884 Datasheet HTML 6Page - Analog Devices AD9884 Datasheet HTML 7Page - Analog Devices AD9884 Datasheet HTML 8Page - Analog Devices AD9884 Datasheet HTML 9Page - Analog Devices AD9884 Datasheet HTML 10Page - Analog Devices AD9884 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
REV. B
AD9884A
–7–
PIN FUNCTION DESCRIPTIONS (Continued)
Pin Name
Function
OUTPUTS
DRA7–0
Data Output, Red Channel, Port A
DRB7–0
Data Output, Red Channel, Port B
DGA7–0
Data Output, Green Channel, Port A
DGB7–0
Data Output, Green Channel, Port B
DBA7–0
Data Output, Blue Channel, Port A
DBB7–0
Data Output, Blue Channel, Port B
The main data outputs. Bit 7 is the MSB. Each channel has two ports. When the part is operated in Single Chan-
nel mode (DEMUX = 0), all data are presented to Port A, and Port B is placed in a high impedance state. Pro-
gramming DEMUX to 1 establishes Dual Channel mode, wherein alternate pixels are presented to Port A and
Port B of each channel. These will appear simultaneously, two pixels presented at the time of every second input
pixel, when PAR is set to 1 (parallel mode). When PAR = 0, pixel data appear alternately on the two ports, one
new sample with each incoming pixel (interleaved mode). In Dual Channel mode, the first pixel sampled after
HSYNC is routed to Port A. The second pixel goes to Port B, the third to A, etc. The delay from pixel sampling
time to output is fixed. When the sampling time is changed by adjusting the PHASE register, the output timing is
shifted as well. The DATACK,
DATACK and HSOUT outputs are also moved, so the timing relationship among
the signals is maintained.
DATACK
Data Output Clock
DATACK
Data Output Clock Complement
Differential data clock output signals to be used to strobe the output data and HSOUT into external logic. They
are produced by the internal clock generator and are synchronous with the internal pixel sampling clock. When the
AD9884A is operated in Single Channel mode, the output frequency is equal to the pixel sampling frequency.
When operating in Dual Channel mode, the Data Output Clock and the Output Data are presented at one-half the
pixel rate. When the sampling time is changed by adjusting the PHASE register, the output timing is shifted as
well. The Data, DATACK,
DATACK and HSOUT outputs are all moved, so the timing relationship among the
signals is maintained. Either or both signals may be used, depending on the timing mode and interface design
employed.
HSOUT
Horizontal Sync Output
A reconstructed and phase-aligned version of the HSYNC input. This signal is always active HIGH. By maintain-
ing alignment with DATACK,
DATACK, and Data, data timing with respect to horizontal sync can always be
clearly determined.
SOGOUT
Sync On Green Slicer Output
The output of the Sync On Green slicer comparator. When SOGIN is presented with a dc-coupled ground-referenced
analog graphics signal containing composite sync, SOGOUT will produce a digital composite sync signal. This
signal gets no other processing on the AD9884A. The SOG slicer comparator continues to operate when the
AD9884A is put into a power-down state.
CONTROL
SDA
Serial Data I/O
Bidirectional data port for the serial interface port.
SCL
Serial Interface Clock
Clock input for the serial interface port.
A1–0
Serial Port Address LSBs
The two least significant bits of the serial port address are set by the logic levels on these pins. Connect a pin to
ground to set the address bit to 0. Tie it HIGH (to VD through 10 k
Ω) to set the address bit to 1. Using these pins,
the serial address may be set to any value from 98h to 9Fh. Up to four AD9884As may be used on the same serial
bus by appropriately setting these bits. They can also be used to change the AD9884A address if a conflict is found
with another device on the bus.
PWRDN
Power-Down Control Input
Bringing this pin LOW puts the AD9884A into a very low power dissipation mode. The output buffers are placed
in a high impedance state. The clock generator is stopped. The control register contents are maintained. The Sync
On Green Slicer (SOGOUT) and internal reference continue to function.


Similar Part No. - AD9884

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9884A/PCB AD-AD9884A/PCB Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884AKS-100 AD-AD9884AKS-100 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884AKS-140 AD-AD9884AKS-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
More results

Similar Description - AD9884

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_11 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A_15 Datasheet
629Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985 AD-AD9985 Datasheet
349Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com