Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-2195MBST-140X Datasheet(PDF) 9 Page - Analog Devices

Part # ADSP-2195MBST-140X
Description  DSP Microcomputer
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-2195MBST-140X Datasheet(HTML) 9 Page - Analog Devices

Back Button ADSP-2195MBST-140X Datasheet HTML 5Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 6Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 7Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 8Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 9Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 10Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 11Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 12Page - Analog Devices ADSP-2195MBST-140X Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 68 page
background image
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
9
REV. PrA
For current information contact Analog Devices at 800/262-5643
ADSP-2195
September 2001
35(/,0,1$5< 7(&+1,&$/ '$7$
priority level of 11 are aliased to the lowest priority bit
position (15) in these registers and share vector address
0x00 01E0.
Interrupt routines can either be nested with higher priority
interrupts taking precedence or processed sequentially.
Interrupts can be masked or unmasked with the IMASK
register. Individual interrupt requests are logically ANDed
with the bits in IMASK; the highest priority unmasked
interrupt is then selected. The emulation, power-down, and
reset interrupts are nonmaskable with the IMASK register,
but software can use the DIS INT instruction to mask the
power-down interrupt.
The Interrupt Control (ICNTL) register controls interrupt
nesting and enables or disables interrupts globally. The gen-
eral-purpose Programmable Flag (PFx) pins can be
configured as outputs, can implement software interrupts,
and (as inputs) can implement hardware interrupts. Pro-
grammable Flag pin interrupts can be configured for
level-sensitive, single edge-sensitive, or dual edge-
sensitive operation.
The IRPTL register is used to force and clear interrupts.
On-chip stacks preserve the processor status and are auto-
matically maintained during interrupt handling. To support
interrupt, loop, and subroutine nesting, the PC stack is
33 levels deep, the loop stack is eight levels deep, and the
status stack is 16 levels deep. To prevent stack overflow, the
PC stack can generate a stack-level interrupt if the PC stack
falls below three locations full or rises above 28
locations full.
The following instructions globally enable or disable
interrupt servicing, regardless of the state of IMASK.
ENA INT;
DIS INT;
At reset, interrupt servicing is disabled.
For quick servicing of interrupts, a secondary set of DAG
and computational registers exist. Switching between the
primary and secondary registers lets programs quickly
service interrupts, while preserving the DSP’s state.
DMA Controller
The ADSP-2195 has a DMA controller that supports
automated data transfers with minimal overhead for the
DSP core. Cycle stealing DMA transfers can occur between
the ADSP-2195’s internal memory and any of its
DMA-capable peripherals. Additionally, DMA transfers
can be accomplished between any of the DMA-capable
peripherals and external devices connected to the external
memory interface. DMA-capable peripherals include the
Host port, SPORTs, SPI ports, and UART. Each individual
DMA-capable peripheral has a dedicated DMA channel. To
describe each DMA sequence, the DMA controller uses a
Table 2. Peripheral Interrupts and Priority at Reset
Interrupt
ID
Reset
Priority
Slave DMA/Host Port Interface
0
0
SPORT0 Receive
1
1
SPORT0 Transmit
2
2
SPORT1 Receive
3
3
SPORT1 Transmit
4
4
SPORT2 Receive/SPI0
5
5
SPORT2 Transmit/SPI1
6
6
UART Receive
7
7
UART Transmit
8
8
Timer A
9
9
Timer B
10
10
Timer C
11
11
Programmable Flag 0 (any PFx)
12
11
Programmable Flag 1 (any PFx)
13
11
Memory DMA port
14
11
Table 3. Interrupt Control (ICNTL) Register Bits
Bit
Description
0–3
Reserved
4
Interrupt Nesting Enable
5
Global Interrupt Enable
6
Reserved
7
MAC-Biased Rounding Enable
8–9
Reserved
10
PC Stack Interrupt Enable
11
Loop Stack Interrupt Enable
12–15
Reserved


Similar Part No. - ADSP-2195MBST-140X

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-2191 AD-ADSP-2191 Datasheet
1Mb / 52P
   DSP Microcomputer
REV. 0
ADSP-2191M AD-ADSP-2191M Datasheet
1Mb / 52P
   DSP Microcomputer
REV. 0
ADSP-2191MBCA-140 AD-ADSP-2191MBCA-140 Datasheet
1Mb / 52P
   DSP Microcomputer
REV. 0
ADSP-2191MBCA-140 AD-ADSP-2191MBCA-140 Datasheet
728Kb / 52P
   DSP Microcomputer
REV. 0
ADSP-2191MBST-140 AD-ADSP-2191MBST-140 Datasheet
1Mb / 52P
   DSP Microcomputer
REV. 0
More results

Similar Description - ADSP-2195MBST-140X

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-2185L AD-ADSP-2185L Datasheet
223Kb / 31P
   DSP Microcomputer
ADSP-2186M AD-ADSP-2186M Datasheet
288Kb / 40P
   DSP Microcomputer
REV. 0
ADSP-2183 AD-ADSP-2183 Datasheet
252Kb / 31P
   DSP Microcomputer
REV. C
ADSP-2184 AD-ADSP-2184 Datasheet
213Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2184L AD-ADSP-2184L Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2184 AD-ADSP-2184_15 Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2185 AD-ADSP-2185_15 Datasheet
291Kb / 32P
   DSP Microcomputer
REV. 0
ADSP-2189M AD-ADSP-2189M_15 Datasheet
244Kb / 32P
   DSP Microcomputer
REV. A
ADSP-21065L AD-ADSP-21065L Datasheet
488Kb / 44P
   DSP Microcomputer
REV. C
ADSP-2186BSTZ-160 AD-ADSP-2186BSTZ-160 Datasheet
261Kb / 36P
   DSP Microcomputer
REV. B
ADSP-2184BSTZ-160 AD-ADSP-2184BSTZ-160 Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com