Electronic Components Datasheet Search
  English  ▼


DNC5X3125 Datasheet(PDF) 5 Page - Agere Systems

Part # DNC5X3125
Description  Gigabit Ethernet Transceiver Macrocell
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

DNC5X3125 Datasheet(HTML) 5 Page - Agere Systems

  DNC5X3125 Datasheet HTML 1Page - Agere Systems DNC5X3125 Datasheet HTML 2Page - Agere Systems DNC5X3125 Datasheet HTML 3Page - Agere Systems DNC5X3125 Datasheet HTML 4Page - Agere Systems DNC5X3125 Datasheet HTML 5Page - Agere Systems DNC5X3125 Datasheet HTML 6Page - Agere Systems DNC5X3125 Datasheet HTML 7Page - Agere Systems DNC5X3125 Datasheet HTML 8Page - Agere Systems DNC5X3125 Datasheet HTML 9Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 18 page
background image
Lucent Technologies Inc.
Advance Data Sheet
March 2000
Gigabit Ethernet Transceiver Macrocell
Functional Description (continued)
Powerup Sequence
An appropriate powerup reset (PUR) standard cell must be placed in the ASIC to hold the transceiver in reset until
full power is supplied to the macrocell. REFCLK must be active at the time the PUR output goes low and must stay
active while powered up, unless in Reset.
When PUR and signals RESET, BYPPLL, and LPWR are all low, the following start-up sequence occurs:
1. 0 µs—32 µs, the analog PLL is held at minimum frequency to allow dc bias to settle.
2. 32 µs—262 µs, the analog PLL has locked in and receiver analog circuits start to lock in.
3. 262 µs—326 µs, the receiver analog circuits are locked; receiver starts to lock onto incoming data.
4. After 358 µs, receiver is locked onto incoming data and can be viewed at the parallel output ports. The comma
detect circuit is enabled at this point allowing byte alignment if ENCDET = 1.
If LCKREFN goes low after the 358 µs, the receiver will sit idle. When LCKREFN goes high, the receiver will be
locked onto data after 2 µs.
Macrocell Reset
The RESET input to the macrocell is an active-high. When activated with a pulse duration of 1 µs, the RESET sig-
nal globally resets the macrocell and the following is performed:
1. The single analog PLL is forced to operate at the minimum frequency possible for its VCO. The PLL will not be
locked in this condition.
2. The high-speed serial output HDOUTP is forced to a PECL logic 0, HDOUTN to logic 1.
3. The deserializer clocks are reset, input data at HDINP, HDINN is ignored and the RX[9:0] signals remain in their
previous state.
4. The phase interpolation/selection circuits are deactivated and the selected phase is reset.
5. The receiver digital low-pass filter in the DPLL is reset. Normally, a reset is not necessary for correct operation,
although a reset can aid rapid lock-in of the internal PLL circuitry.
Sleep Mode
The DNC5X3125 has a sleep mode that is activated by enabling LPWR. In this mode, a divided-down version of
the REFCLK is used to refresh the dynamic circuits within the transceiver. The PLL is powered down in this mode
also. LCKREFN can also be activated to reduce the power even further. Note that complete power down for IDDQ
testing is not supported due to the dynamic logic used in the high-speed sections of the transceiver. The lock-in
sequence timing is needed when coming out of sleep mode.

Similar Part No. - DNC5X3125

ManufacturerPart #DatasheetDescription
Festo Corporation.
DNC-100-100-PPV FESTO-DNC-100-100-PPV Datasheet
93Kb / 2P
   ISO cylinder
DNC-100-100-PPV-A FESTO-DNC-100-100-PPV-A Datasheet
94Kb / 2P
   ISO cylinder
DNC-100-125-PPV FESTO-DNC-100-125-PPV Datasheet
94Kb / 2P
   ISO cylinder
DNC-100-125-PPV-A FESTO-DNC-100-125-PPV-A Datasheet
95Kb / 2P
   ISO cylinder
DNC-100-160-PPV FESTO-DNC-100-160-PPV Datasheet
94Kb / 2P
   ISO cylinder
More results

Similar Description - DNC5X3125

ManufacturerPart #DatasheetDescription
Applied Micro Circuits ...
S2060 AMCC-S2060 Datasheet
693Kb / 22P
Vaishali Semiconductor
VN16118 VAISH-VN16118 Datasheet
134Kb / 10P
   Gigabit Ethernet Transceiver
Agere Systems
LU5X34F AGERE-LU5X34F Datasheet
445Kb / 26P
   Quad Gigabit Ethernet Transceiver
List of Unclassifed Man...
DM9701F ETC1-DM9701F Datasheet
130Kb / 3P
   Gigabit Ethernet PHY Transceiver
Texas Instruments
TNETE2201A TI-TNETE2201A Datasheet
254Kb / 19P
[Old version datasheet]   1.25-GIGABIT ETHERNET TRANSCEIVER
TNETE2201 TI-TNETE2201 Datasheet
295Kb / 10P
[Old version datasheet]   1.25-GIGABIT ETHERNET TRANSCEIVER
Pericom Semiconductor C...
PI90SD1636C PERICOM-PI90SD1636C Datasheet
394Kb / 15P
   SERDES Gigabit Ethernet Transceiver
HDMP-1636 HP-HDMP-1636 Datasheet
325Kb / 15P
   Gigabit Ethernet Transceiver Chip
Texas Instruments
TNETE2201B TI-TNETE2201B Datasheet
256Kb / 19P
[Old version datasheet]   1.25-GIGABIT ETHERNET TRANSCEIVER
TNETE2201B TI1-TNETE2201B_14 Datasheet
1Mb / 28P
[Old version datasheet]   1.25-GIGABIT ETHERNET TRANSCEIVER
More results

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com