Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

OR3TP12 Datasheet(PDF) 9 Page - Agere Systems

Part # OR3TP12
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
Download  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3TP12 Datasheet(HTML) 9 Page - Agere Systems

Back Button OR3TP12 Datasheet HTML 5Page - Agere Systems OR3TP12 Datasheet HTML 6Page - Agere Systems OR3TP12 Datasheet HTML 7Page - Agere Systems OR3TP12 Datasheet HTML 8Page - Agere Systems OR3TP12 Datasheet HTML 9Page - Agere Systems OR3TP12 Datasheet HTML 10Page - Agere Systems OR3TP12 Datasheet HTML 11Page - Agere Systems OR3TP12 Datasheet HTML 12Page - Agere Systems OR3TP12 Datasheet HTML 13Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 128 page
background image
Lucent Technologies Inc.
9
Data Sheet
ORCA OR3TP12 FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
Description (continued)
PLC Logic
Each PFU within a PLC contains eight 4-input (16-bit)
LUTs, eight latches/flip-flops (FFs), and one additional
flip-flop that may be used independently or with arith-
metic functions.
The PFU is organized in a twin-quad fashion: two sets
of four LUTs and FFs that can be controlled indepen-
dently. LUTs may also be combined for use in arith-
metic functions using fast-carry chain logic in either
4-bit or 8-bit modes. The carry-out of either mode may
be registered in the ninth FF for pipelining. Each PFU
may also be configured as a synchronous 32
× 4
single- or dual-port RAM or ROM. The FFs (or latches)
may obtain input from LUT outputs or directly from
invertible PFU inputs, or they can be tied high or tied
low. The FFs also have programmable clock polarity,
clock enables, and local set/reset.
The SLIC is connected to PLC routing resources and to
the outputs of the PFU. It contains 3-state, bidirectional
buffers and logic to perform up to a 10-bit AND function
for decoding, or an AND-OR with optional INVERT AOI
to perform
PAL-like functions. The 3-state drivers in the
SLIC and their direct connections to the PFU outputs
make fast, true 3-state buses possible within the FPGA
logic, reducing required routing and allowing for real-
world system performance.
PIC Logic
The Series 3T PIC addresses the demand for ever-
increasing system clock speeds. Each PIC contains
four programmable inputs/outputs (PIOs) and routing
resources. On the input side, each PIO contains a fast-
capture latch that is clocked by an ExpressCLK. This
latch is followed by a latch/FF that is clocked by a sys-
tem clock from the internal general clock routing. The
combination provides for very low setup requirements
and zero-hold times for signals coming on-chip. It may
also be used to demultiplex an input signal, such as a
multiplexed address/data signal, and register the sig-
nals without explicitly building a demultiplexer. Two
input signals are available to the PLC array from each
PIO, and the
ORCA Series 2 capability to use any input
pin as a clock or other global input is maintained.
On the output side of each PIO, two outputs from the
PLC array can be routed to each output flip-flop, and
logic can be associated with each I/O pad. The output
logic associated with each pad allows for multiplexing
of output signals and other functions of two output sig-
nals.
The output FF, in combination with output signal multi-
plexing, is particularly useful for registering address
signals to be multiplexed with data, allowing a full clock
cycle for the data to propagate to the output. The I/O
buffer associated with each pad is the same as the
ORCA Series 3T buffer.
System Features
The Series 3 also provides system-level functionality
by means of its dual-use microprocessor interface
(MPI) and its innovative PCM. These functional blocks
allow for easy glueless system interfacing and the
capability to adjust to varying conditions in today’s
high-speed systems. Since these and all other Series
3T features are available in every Series 3+ FPSC,
they can also interface to the embedded core providing
for easier system integration.


Similar Part No. - OR3TP12

ManufacturerPart #DatasheetDescription
logo
Agere Systems
OR3T125 AGERE-OR3T125 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T125 AGERE-OR3T125 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T125-5BA352 AGERE-OR3T125-5BA352 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T125-5BA352I AGERE-OR3T125-5BA352I Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3T125-5BC432 AGERE-OR3T125-5BC432 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
More results

Similar Description - OR3TP12

ManufacturerPart #DatasheetDescription
logo
Agere Systems
OR3LP26B AGERE-OR3LP26B Datasheet
5Mb / 184P
   Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
ORT8850 AGERE-ORT8850 Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
logo
List of Unclassifed Man...
PCI9080 ETC-PCI9080 Datasheet
1Mb / 192P
   12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
logo
Agere Systems
ORT4622 AGERE-ORT4622 Datasheet
1Mb / 90P
   Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
logo
Lattice Semiconductor
ORT8850 LATTICE-ORT8850 Datasheet
1Mb / 105P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
logo
Applied Micro Circuits ...
S5935 AMCC-S5935 Datasheet
705Kb / 190P
   PCI 5V Bus Master/Target Device 32-bit
logo
PLX Technology
PCI9050 PLX-PCI9050 Datasheet
208Kb / 2P
   Bus Target Interface Chip
logo
NXP Semiconductors
SCN2651 PHILIPS-SCN2651 Datasheet
118Kb / 15P
   Programmable communications interface PCI
1994 Apr 27
logo
Texas Instruments
TMS9901 TI-TMS9901 Datasheet
555Kb / 13P
[Old version datasheet]   programmable system interface
logo
National Semiconductor ...
PC87415 NSC-PC87415 Datasheet
374Kb / 42P
   PCI-IDE DMA Master Mode Interface Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com