Electronic Components Datasheet Search |
|
AD5535BKBC Datasheet(PDF) 5 Page - Analog Devices |
|
AD5535BKBC Datasheet(HTML) 5 Page - Analog Devices |
5 / 16 page Data Sheet AD5535B Rev. A | Page 5 of 16 TIMING CHARACTERISTICS VPP = 210 V; V+ = +5 V; AVCC = 5.25 V; DVCC = 2.7 V to 5.25 V; AGND = DGND = DAC_GND = 0 V; REF_IN = 4.096 V. All specifications TMIN to TMAX, unless otherwise noted. Table 2. Parameter1, 2, 3 A Grade Unit Test Conditions/Comments fUPDATE 1.2 MHz max Channel update rate fCLKIN 30 MHz max SCLK frequency t1 13 ns min SCLK high pulse width t2 13 ns min SCLK low pulse width t3 15 ns min SYNC falling edge to SCLK falling edge setup time t4 50 ns min SYNC low time t5 10 ns min SYNC high time t6 10 ns min DIN setup time t7 5 ns min DIN hold time t8 200 ns min 19th SCLK falling edge to SYNC falling edge for next write t9 20 ns min RESET pulse width 1 See Figure 2. 2 Guaranteed by design and characterization, not production tested. 3 All input signals are specified with tr = tf = 5 ns (10% to 90% of DVCC) and timed from a voltage level of (VIL + VIH)/2. Figure 2. Serial Interface Timing Diagram 1 LSB 16 17 18 19 MSB 1 RESET 2 3 4 5 t8 t7 t6 t4 t9 DIN SYNC SCLK t5 t3 t2 t1 |
Similar Part No. - AD5535BKBC |
|
Similar Description - AD5535BKBC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |