Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD5687RBRUZ Datasheet(PDF) 6 Page - Analog Devices

Part # AD5687RBRUZ
Description  Dual, 16-/12-Bit nanoDAC with 2 ppm/째C Reference, SPI Interface
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5687RBRUZ Datasheet(HTML) 6 Page - Analog Devices

Back Button AD5687RBRUZ Datasheet HTML 2Page - Analog Devices AD5687RBRUZ Datasheet HTML 3Page - Analog Devices AD5687RBRUZ Datasheet HTML 4Page - Analog Devices AD5687RBRUZ Datasheet HTML 5Page - Analog Devices AD5687RBRUZ Datasheet HTML 6Page - Analog Devices AD5687RBRUZ Datasheet HTML 7Page - Analog Devices AD5687RBRUZ Datasheet HTML 8Page - Analog Devices AD5687RBRUZ Datasheet HTML 9Page - Analog Devices AD5687RBRUZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AD5689R/AD5687R
Data Sheet
Rev. 0 | Page 6 of 28
TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. See Figure 2.
VDD = 2.7 V to 5.5 V, 1.8 V ≤ VLOGIC ≤ 5.5 V; VREF = 2.5 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 4.
1.8 V ≤ VLOGIC <
2.7 V
2.7V ≤ VLOGIC
5.5 V
Parameter1
Min
Max
Min
Max
Unit
Description
t1
33
20
ns
SCLK cycle time
t2
16
10
ns
SCLK high time
t3
16
10
ns
SCLK low time
t4
15
10
ns
SYNC to SCLK falling edge setup time
t5
5
5
ns
Data setup time
t6
5
5
ns
Data hold time
t7
15
10
ns
SCLK falling edge to SYNC rising edge
t8
20
20
ns
Minimum SYNC high time (update single channel or both
channels)
t9
16
10
ns
SYNC falling edge to SCLK fall ignore
t10
25
15
ns
LDAC pulse width low
t11
30
20
ns
SCLK falling edge to LDAC rising edge
t12
20
20
ns
SCLK falling edge to LDAC falling edge
t13
30
30
ns
RESET minimum pulse width low
t14
30
30
ns
RESET pulse activation time
Power-Up Time
4.5
4.5
µs
Time that is required to exit power-down and enter normal mode
of operation; 24th clock edge to 90% of DAC midscale value with
output unloaded
1
Maximum SCLK frequency is 50 MHz at VDD = 2.7 V to 5.5 V, 2.7 V ≤ VLOGIC ≤ VDD. Guaranteed by design and characterization; not production tested.
Figure 2. Serial Write Operation
t4
t3
SCLK
SYNC
SDIN
t1
t2
t5
t6
t7
t8
DB23
t9
t10
t11
LDAC1
LDAC2
t12
1ASYNCHRONOUS LDAC UPDATE MODE.
2SYNCHRONOUS LDAC UPDATE MODE.
RESET
t13
t14
VOUTX
DB0


Similar Part No. - AD5687RBRUZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD5687 AD-AD5687 Datasheet
2Mb / 24P
   Dual, 16-/12-Bit nanoDAC with SPI Interface
REV. 0
AD5687BCPZ-RL7 AD-AD5687BCPZ-RL7 Datasheet
2Mb / 24P
   Dual, 16-/12-Bit nanoDAC with SPI Interface
REV. 0
AD5687BRUZ AD-AD5687BRUZ Datasheet
2Mb / 24P
   Dual, 16-/12-Bit nanoDAC with SPI Interface
REV. 0
AD5687BRUZ-RL7 AD-AD5687BRUZ-RL7 Datasheet
2Mb / 24P
   Dual, 16-/12-Bit nanoDAC with SPI Interface
REV. 0
More results

Similar Description - AD5687RBRUZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD5672R AD-AD5672R Datasheet
865Kb / 34P
   Octal, 12-/16-Bit nanoDAC with ppm/째C Reference, SPI Interface
AD5697R AD-AD5697R Datasheet
1Mb / 28P
   Dual, 12-Bit nanoDAC with 2 ppm/째C Reference, I2C Interface
REV. 0
AD5313R AD-AD5313R Datasheet
698Kb / 28P
   Dual, 10-Bit nanoDAC with 2 ppm/C Reference, SPI Interface
REV. 0
AD5689 AD-AD5689 Datasheet
2Mb / 24P
   Dual, 16-/12-Bit nanoDAC with SPI Interface
REV. 0
AD5686R AD-AD5686R_17 Datasheet
1,005Kb / 31P
   Quad 16-/14-/12-Bit nanoDAC Reference, SPI Interface
AD5338R AD-AD5338R Datasheet
1Mb / 28P
   Dual, 10-Bit nanoDAC with 2 ppm/C Reference, I2C Interface
REV. 0
AD5684ARUZ-RL7 AD-AD5684ARUZ-RL7 Datasheet
683Kb / 28P
   Quad, 16-/12-Bit nanoDAC with SPI Interface
REV. A
AD5623RBCPZ-5REEL7 AD-AD5623RBCPZ-5REEL7 Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/ C On-Chip Reference
Rev. F
AD5623RARMZ-5 AD-AD5623RARMZ-5 Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
Rev. F
AD5623R AD-AD5623R Datasheet
1Mb / 28P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com