Electronic Components Datasheet Search |
|
74F139PC Datasheet(PDF) 2 Page - Fairchild Semiconductor |
|
74F139PC Datasheet(HTML) 2 Page - Fairchild Semiconductor |
2 / 5 page www.fairchildsemi.com 2 Unit Loading/Fan Out Functional Description The F139 is a high-speed dual 1-of-4 decoder/demulti- plexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A0–A1) and pro- vides four mutually exclusive active LOW Outputs (O0–O3). Each decoder has an active LOW enable (E). When E is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the F139 generates all four minterms of two variables. These four minterms are useful in some applica- tions, replacing multiple gate functions as shown in Figure 1, and thereby reducing the number of packages required in a logic network. FIGURE 1. Gate Functions (each half) Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Pin Names Description U.L. Input IIH/IIL HIGH/LOW Output IOH/IOL A0, A1 Address Inputs 1.0/1.0 20 µA/−0.6 mA E Enable Inputs (Active LOW) 1.0/1.0 20 µA/−0.6 mA O0–O3 Outputs (Active LOW) 50/33.3 −1 mA/20 mA |
Similar Part No. - 74F139PC |
|
Similar Description - 74F139PC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |