Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W9725G6KB25A Datasheet(PDF) 47 Page - Winbond

Part # W9725G6KB25A
Description  DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9725G6KB25A Datasheet(HTML) 47 Page - Winbond

Back Button W9725G6KB25A Datasheet HTML 43Page - Winbond W9725G6KB25A Datasheet HTML 44Page - Winbond W9725G6KB25A Datasheet HTML 45Page - Winbond W9725G6KB25A Datasheet HTML 46Page - Winbond W9725G6KB25A Datasheet HTML 47Page - Winbond W9725G6KB25A Datasheet HTML 48Page - Winbond W9725G6KB25A Datasheet HTML 49Page - Winbond W9725G6KB25A Datasheet HTML 50Page - Winbond W9725G6KB25A Datasheet HTML 51Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 87 page
background image
W9725G6KB
Publication Release Date: Sep. 03, 2012
- 47 -
Revision A03
Notes:
1.
All voltages are referenced to VSS.
2.
Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage
levels, but the related specifications and device operation are guaranteed for the full voltage range specified. ODT is
disabled for all measurements that are not ODT-specific.
3.
AC timing reference load:
DQ
DQS, DQS
Output
Timing
reference
point
VTT = VDDQ/2
25
Ω
VDDQ
DUT
Figure 16
AC timing reference load
4.
This is a minimum requirement. Minimum read to precharge timing is AL + BL / 2 provided that the tRTP and tRAS(min)
have been satisfied.
5.
If refresh timing is violated, data corruption may occur and the data must be re-written with valid data before a valid READ
can be executed.
6.
This is an optional feature. For detailed information, please refer to
“Operating Temperature Condition” section 10.2 in
this data sheet.
7.
tCKE min of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the
valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not
transition from its valid level during the time period of tIS + 2 x tCK + tIH.
8.
A minimum of two clocks (2 * nCK) is required irrespective of operating frequency.
9.
tWTR is at least two clocks (2 * nCK) independent of operation frequency.
10. There are two sets of values listed for Command/Address input setup time: tIS(base) and tIS(ref). The tIS(ref) value (for
reference only) is equivalent to the baseline value of tIS(base) at VREF when the slew rate is 1.0 V/nS. The baseline value
tIS(base) is the JEDEC defined value, referenced from the input signal crossing at the VIH(ac) level for a rising signal and
VIL(ac) for a falling signal applied to the device under test. See Figure 17. If the Command/Address slew rate is not equal to
1.0 V/nS, then the baseline values must be derated by adding the values from table of tIS/tIH derating values for DDR2-667,
DDR2-800 and DDR2-1066 (page 55).
CLK
CLK
tIS(base)
tIH(base)
tIS(base)
tIH(base)
VDDQ
VIH(ac) min
VIH(dc) min
VREF(dc)
VIL(dc) max
VIL(ac) max
VSS
tIS(ref)
tIH(ref)
tIS(ref)
tIH(ref)
Logic levels
VREF levels
Figure 17
Differential input waveform timing – tIS and tIH


Similar Part No. - W9725G6KB25A

ManufacturerPart #DatasheetDescription
logo
Winbond
W9725G6KB25I-TR WINBOND-W9725G6KB25I-TR Datasheet
1Mb / 87P
   4M X 4 BANKS X 16 BIT DDR2 SDRAM
More results

Similar Description - W9725G6KB25A

ManufacturerPart #DatasheetDescription
logo
Winbond
W971GG6JB25I WINBOND-W971GG6JB25I Datasheet
1Mb / 87P
   DLL aligns DQ and DQS transitions with clock, Auto Refresh and Self Refresh modes, Write Data Mask
logo
Alliance Semiconductor ...
AS4C4M32D1A-5BIN ALSC-AS4C4M32D1A-5BIN Datasheet
2Mb / 64P
   DLL aligns DQ and DQS transitions
logo
ATMEL Corporation
AT24C16A ATMEL-AT24C16A_14 Datasheet
257Kb / 20P
   Write Protect Pin for Hardware Data Protection
AT24C32A ATMEL-AT24C32A_14 Datasheet
228Kb / 18P
   Write Protect Pin for Hardware Data Protection
AT24HC04B ATMEL-AT24HC04B_14 Datasheet
706Kb / 18P
   Write Protect Pin for Hardware Data Protection
AT24C04AN-10SU-1.8 ATMEL-AT24C04AN-10SU-1.8 Datasheet
194Kb / 21P
   Write Protect Pin for Hardware Data Protection
logo
Integrated Silicon Solu...
IS43LR16800G ISSI-IS43LR16800G Datasheet
1Mb / 43P
   DM for write masking only
logo
ATMEL Corporation
AT24C02A ATMEL-AT24C02A_14 Datasheet
563Kb / 16P
   Write Protect Pin for Hardware Data Protection
AT24C128 ATMEL-AT24C128_14 Datasheet
149Kb / 17P
   Write Protect Pin for Hardware and Software Data Protection
AT24C256 ATMEL-AT24C256_14 Datasheet
149Kb / 17P
   Write Protect Pin for Hardware and Software Data Protection
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com