Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W9725G6KB25A Datasheet(PDF) 25 Page - Winbond

Part # W9725G6KB25A
Description  DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W9725G6KB25A Datasheet(HTML) 25 Page - Winbond

Back Button W9725G6KB25A Datasheet HTML 21Page - Winbond W9725G6KB25A Datasheet HTML 22Page - Winbond W9725G6KB25A Datasheet HTML 23Page - Winbond W9725G6KB25A Datasheet HTML 24Page - Winbond W9725G6KB25A Datasheet HTML 25Page - Winbond W9725G6KB25A Datasheet HTML 26Page - Winbond W9725G6KB25A Datasheet HTML 27Page - Winbond W9725G6KB25A Datasheet HTML 28Page - Winbond W9725G6KB25A Datasheet HTML 29Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 87 page
background image
W9725G6KB
Publication Release Date: Sep. 03, 2012
- 25 -
Revision A03
Unlike DDR1 devices, interruption of a burst read or writes cycle during BL = 4 mode operation is
prohibited. However in case of BL = 8 mode, interruption of a burst read or write operation is limited to
two cases, reads interrupted by a read, or writes interrupted by a write. (Example timing waveforms
refer to 11.12 and 11.13 Burst read and write interrupt timing diagram in Chapter 11)
Therefore the Burst Stop command is not supported on DDR2 SDRAM devices.
Table 3
– Burst Length and Sequence
Burst Length
Starting Address
(A2 A1 A0)
Sequential Addressing
(decimal)
Interleave Addressing
(decimal)
4
x00
0, 1, 2, 3
0, 1, 2, 3
x01
1, 2, 3, 0
1, 0, 3, 2
x10
2, 3, 0, 1
2, 3, 0, 1
x11
3, 0, 1, 2
3, 2, 1, 0
8
000
0, 1, 2, 3, 4, 5, 6, 7
0, 1, 2, 3, 4, 5, 6, 7
001
1, 2, 3, 0, 5, 6, 7, 4
1, 0, 3, 2, 5, 4, 7, 6
010
2, 3, 0, 1, 6, 7, 4, 5
2, 3, 0, 1, 6, 7, 4, 5
011
3, 0, 1, 2, 7, 4, 5, 6
3, 2, 1, 0, 7, 6, 5, 4
100
4, 5, 6, 7, 0, 1, 2, 3
4, 5, 6, 7, 0, 1, 2, 3
101
5, 6, 7, 4, 1, 2, 3, 0
5, 4, 7, 6, 1, 0, 3, 2
110
6, 7, 4, 5, 2, 3, 0, 1
6, 7, 4, 5, 2, 3, 0, 1
111
7, 4, 5, 6, 3, 0, 1, 2
7, 6, 5, 4, 3, 2, 1, 0
8.4.3
Burst read mode operation
Burst Read is initiated with a READ command. The address inputs determine the starting column
address for the burst. The delay from the start of the command to when the data from the first cell
appears on the outputs is equal to the value of the read latency (RL). The data strobe output (DQS) is
driven LOW one clock cycle before valid data (DQ) is driven onto the data bus. The first bit of the burst
is synchronized with the rising edge of the data strobe (DQS). Each subsequent data-out appears on
the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is equal to an
additive latency (AL) plus CAS Latency (CL). The CL is defined by the Mode Register Set (MRS). The
AL is defined by the Extended Mode Register EMR (1). (Example timing waveforms refer to 11.6 and
11.7 Data output (read) timing and Burst read operation diagram in Chapter 11)
8.4.4
Burst write mode operation
Burst Write is initiated with a WRITE command. The address inputs determine the starting column
address for the burst. Write Latency (WL) is defined by a Read Latency (RL) minus one and is equal
to (AL + CL -1); and is the number of clocks of delay that are required from the time the write
command is registered to the clock edge associated to the first DQS strobe. A data strobe signal
(DQS) should be driven LOW (preamble) nominally half clock prior to the WL. The first data bit of the
burst cycle must be applied to the DQ pins at the first rising edge of the DQS following the preamble.
The tDQSS specification must be satisfied for each positive DQS transition to its associated clock edge
during write cycles. The subsequent burst bit data are issued on successive edges of the DQS until
the burst length is completed, which is 4 or 8 bit burst. When the burst has finished, any additional
data supplied to the DQ pins will be ignored. The DQ Signal is ignored after the burst write operation is
complete. The time from the completion of the burst write to bank precharge is the write recovery time
(WR). (Example timing waveforms refer to 11.8 and 11.9 Data input (write) timing and Burst write
operation diagram in Chapter 11)


Similar Part No. - W9725G6KB25A

ManufacturerPart #DatasheetDescription
logo
Winbond
W9725G6KB25I-TR WINBOND-W9725G6KB25I-TR Datasheet
1Mb / 87P
   4M X 4 BANKS X 16 BIT DDR2 SDRAM
More results

Similar Description - W9725G6KB25A

ManufacturerPart #DatasheetDescription
logo
Winbond
W971GG6JB25I WINBOND-W971GG6JB25I Datasheet
1Mb / 87P
   DLL aligns DQ and DQS transitions with clock, Auto Refresh and Self Refresh modes, Write Data Mask
logo
Alliance Semiconductor ...
AS4C4M32D1A-5BIN ALSC-AS4C4M32D1A-5BIN Datasheet
2Mb / 64P
   DLL aligns DQ and DQS transitions
logo
ATMEL Corporation
AT24C16A ATMEL-AT24C16A_14 Datasheet
257Kb / 20P
   Write Protect Pin for Hardware Data Protection
AT24C32A ATMEL-AT24C32A_14 Datasheet
228Kb / 18P
   Write Protect Pin for Hardware Data Protection
AT24HC04B ATMEL-AT24HC04B_14 Datasheet
706Kb / 18P
   Write Protect Pin for Hardware Data Protection
AT24C04AN-10SU-1.8 ATMEL-AT24C04AN-10SU-1.8 Datasheet
194Kb / 21P
   Write Protect Pin for Hardware Data Protection
logo
Integrated Silicon Solu...
IS43LR16800G ISSI-IS43LR16800G Datasheet
1Mb / 43P
   DM for write masking only
logo
ATMEL Corporation
AT24C02A ATMEL-AT24C02A_14 Datasheet
563Kb / 16P
   Write Protect Pin for Hardware Data Protection
AT24C128 ATMEL-AT24C128_14 Datasheet
149Kb / 17P
   Write Protect Pin for Hardware and Software Data Protection
AT24C256 ATMEL-AT24C256_14 Datasheet
149Kb / 17P
   Write Protect Pin for Hardware and Software Data Protection
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com