Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

ADP5052ACPZ-R7 Datasheet(HTML) 10 Page - Analog Devices

Part No. ADP5052ACPZ-R7
Description  5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator
Download  40 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADP5052ACPZ-R7 Datasheet(HTML) 10 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 40 page
background image
ADP5052
Data Sheet
Rev. 0 | Page 10 of 40
Pin No.
Mnemonic
Description
33, 34
SW1
Switching Node Output for Channel 1.
35, 36
PVIN1
Power Input for the Internal 5.1 V VREG Linear Regulator and the Channel 1 Buck Regulator. Connect a bypass
capacitor between this pin and ground.
37
EN1
Enable Input for Channel 1. An external resistor divider can be used to set the turn-on threshold.
38
SS12
Connect a resistor divider from this pin to VREG and ground to configure the soft start time for Channel 1 and
Channel 2 (see the Soft Start section). This pin is also used to configure parallel operation of Channel 1 and
Channel 2 (see the Parallel Operation section).
39
COMP1
Error Amplifier Output for Channel 1. Connect an RC network from this pin to ground.
40
FB1
Feedback Sensing Input for Channel 1.
41
RT
Connect a resistor from RT to ground to program the switching frequency from 250 kHz to 1.4 MHz. For more
information, see the Oscillator section.
42
VDD
Output of the Internal 3.3 V Linear Regulator. Connect a 1 µF ceramic capacitor between this pin and ground.
43
SYNC/MODE
Synchronization Input/Output (SYNC). To synchronize the switching frequency of the part to an external clock,
connect this pin to an external clock with a frequency from 250 kHz to 1.4 MHz. This pin can also be configured
as a synchronization output by factory fuse.
Forced PWM or Automatic PWM/PSM Selection Pin (MODE). When this pin is logic high, the part operates in
forced PWM (FPWM) mode. When this pin is logic low, the part operates in automatic PWM/PSM mode.
44
VREG
Output of the Internal 5.1 V Linear Regulator. Connect a 1 µF ceramic capacitor between this pin and ground.
45
FB3
Feedback Sensing Input for Channel 3.
46
COMP3
Error Amplifier Output for Channel 3. Connect an RC network from this pin to ground.
47
SS34
Connect a resistor divider from this pin to VREG and ground to configure the soft start time for Channel 3 and
Channel 4 (see the Soft Start section).
48
EN3
Enable Input for Channel 3. An external resistor divider can be used to set the turn-on threshold.
EPAD
Exposed Pad (Analog Ground). The exposed pad must be connected and soldered to an external ground plane.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn