Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

DAC1653Q Datasheet(HTML) 74 Page - Integrated Device Technology

Part No. DAC1653Q
Description  Quad 16-bit DAC: 10 Gbps JESD204B interface: up to 1.50
Download  101 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo 

DAC1653Q Datasheet(HTML) 74 Page - Integrated Device Technology

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 101 page
background image
DAC1653Q/DAC1658Q
© IDT 2013. All rights reserved.
Advance data sheet
Rev. 1.03 — 13 May 2013
74 of 101
Integrated Device Technology
DAC1653Q/DAC1658Q
Quad 16-bit DAC: 10 Gbps JESD204B interface; up to 1.50 Gsps
11.7.5.3 Scrambling
The descrambler is a 16-bit parallel self-synchronous descrambler based on the
polynomial 1 + x14 + x15. From the JESD204B specification, the scrambling/descrambling
process only occurs on the user data, not on the code group synchronization or the ILA
sequence. After two received bytes, the descrambler is correctly set up to decode the data
in the proper way. However, it the initial state of the descrambler bits is set incorrectly, the
two first decoded bytes are decoded incorrectly. The JESD204B specification proposes
an initial state for both scrambler and descrambler to avoid this.
Using registers INIT_DESCR_P_LNx_XY any kind of intitial state can be set in the
DAC165xQ. The descrambling process starts when the ILA sequence has finished. This
process can be turned off by deasserting bit DESCR_EN_XY in register ILA_CTRL_1_XY
.
11.7.5.4 Lane swapping and selection
If the physical lanes do not match with the ordering of the transmitter lanes, they can be
reordered using the lane swapping module. As the DAC165xQ allows various LMF
configurations , it is important that the lane swapping respects the following reordering
constraints linked to the L value (see Table 28).
The selection of the logical lanes can be is specified by the LN_SEL_L_LNx_XY bits of
register LN_SEL_XY .
Table 29 shows the possible choices regarding the value of the L parameter.
Table 28.
Logical lanes versus L values
L value
Logical lanes used for the Sample assembly module
Binary
Decimal
DAC A/B
100
4
logical lane 0
logical lane 1
logical lane 2
logical lane 3
010
2
logical lane 0
logical lane 2
001
1
logical lane 0
DAC C/D
100
4
logical lane 0
logical lane 1
logical lane 2
logical lane 3
010
2
logical lane 0
logical lane 2
001
1
logical lane 0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn