Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

DAC1653Q Datasheet(HTML) 9 Page - Integrated Device Technology

Part No. DAC1653Q
Description  Quad 16-bit DAC: 10 Gbps JESD204B interface: up to 1.50
Download  101 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  IDT [Integrated Device Technology]
Homepage  http://www.idt.com
Logo 

DAC1653Q Datasheet(HTML) 9 Page - Integrated Device Technology

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 101 page
background image
DAC1653Q/DAC1658Q
© IDT 2013. All rights reserved.
Advance data sheet
Rev. 1.03 — 13 May 2013
9 of 101
Integrated Device Technology
DAC1653Q/DAC1658Q
Quad 16-bit DAC: 10 Gbps JESD204B interface; up to 1.50 Gsps
9. Static characteristics
9.1 Common characteristics
Table 5.
Characteristics
VDDA(1V2) = 1.2 V; VDDD(1V2) = 1.2 V; Typical values measured at Tamb = +25 C; RL = 50  ; IO(fs) = 20 mA; maximum sample
rate used; external PLL; no inverse (sinus x) / x; no output correction; output level = 1 V (p-p); unless otherwise specified.
Symbol
Parameter
Conditions
Test[1]
Min
Typ
Max
Unit
VDDA
analog supply
voltage (3.3 V)
DAC1658Q: 3.3 V
C
3.15
3.3
3.45
V
DAC1653Q: 2.5 V or
3.3 V
C
2.38
2.5 or 3.3
3.45
V
VDDD(1V2)
digital supply
voltage (1.2 V)
C
1.14
1.2
1.26
V
VDDA(1V2)
analog supply
voltage (1.2 V
C
1.1
1.2
1.3
V
VDDD(IO)
I/O digital
supply voltage
1.2 V or 1.8 V for IOs
and SPI signals
C
1.14
1.2
2.1
V
C
1.14
1.8
2.1
V
VDDD(SO)
differential
digital supply
voltage
C
1.14
1.2
2.1
V
C
1.14
1.8
2.1
V
Clock inputs (pins CLKIN_P, CLKIN_N)
Vi
input voltage
|Vgpd| < 50 mV
C
[2] 825
-
<tbd>
mV
Vidth
input differential
threshold
voltage
|Vgpd| < 50 mV
C
[2]
100
-
+100
mV
Ri
input resistance
D
-
100
-
Ci
input
capacitance
D
-
<tbd>
-
pF
Digital inputs/outputs (SYSREF_W_P/SYSREF_W_N, SYSREF_E_P/SYSREF_E_N)
Vi
input voltage
|Vgpd| < 50 mV
C
[2] 825
-
<tbd>
mV
Vidth
input differential
threshold
voltage
|Vgpd| < 50 mV
C
[2]
100
-
+100
mV
Ri
input resistance
D
-
100
-
Ci
input
capacitance
D
-
<tbd>
-
pF
Digital inputs (pins SDO, SDIO, SCLK, SCS_N, RESET_N, IO0, IO1, IO2, IO3)
VIL
LOW-level input
voltage
C
GND
-
0.3VDDD(IO)
V
VIH
HIGH-level
input voltage
C
0.7VDDD(IO)
-VDDD(IO)
V
Digital inputs (VINx_P/VINx_N) following the LV-OIF-11G-SR; CML format
Vcm
common-mode
voltage
AC coupling is
mandatory; controlled
by SPI register
C
0.580
-
1.126
V


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn