Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DAC1658Q1G5NAGA Datasheet(PDF) 42 Page - Integrated Device Technology

Part # DAC1658Q1G5NAGA
Description  Quad 16-bit DAC: 10 Gbps JESD204B interface: up to 1.50
Download  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

DAC1658Q1G5NAGA Datasheet(HTML) 42 Page - Integrated Device Technology

Back Button DAC1658Q1G5NAGA Datasheet HTML 38Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 39Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 40Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 41Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 42Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 43Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 44Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 45Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 46Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 101 page
background image
DAC1653Q/DAC1658Q
© IDT 2013. All rights reserved.
Advance data sheet
Rev. 1.03 — 13 May 2013
42 of 101
Integrated Device Technology
DAC1653Q/DAC1658Q
Quad 16-bit DAC: 10 Gbps JESD204B interface; up to 1.50 Gsps
Event triggered when the signal levels exceed the LVL_DET_XY on channel X or Y.
LVL_DET_EN_XY and LVL_DET_XY must be set first .
MDS_BSY_XY:
Event triggered while the MDS process is busy aligning the DAC .
DATA_IQ_VALID_XY:
Event is triggered when DATA_INVALID is detected by the DLP
SPD_OVF_XY:
Event triggered when the Signal Power Detector (SPD) average value is exceeding
the threshold value .
IQR_ERR_XY:
Event triggered when the IQ signal is out of range .
The monitoring of these events can also be done using the interrupt process available in
the DAC165xQ . Once the interrupt is detected, the host controller (e.g. an FPGA) can
read back the events flags in registers INTR_FLAGS_0_XY and INTR_FLAGS_1_XY
and determine the actions to be taken.
Ignore events option
Set bits IGN_RT_EN_XY, IGN_MDS_BSY_XY, and IGN_DATA_V_IQ_XY of the mute
control register for the mute controller to ignore certain events.
Mute event categories
The MUTE state is entered when one of the mute events is asserted. Four categories of
mute events can be distinguished: ALARM, DATA, INCIDENT, and DIRECT .


Similar Part No. - DAC1658Q1G5NAGA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
DAC1658Q1G5NAGA RENESAS-DAC1658Q1G5NAGA Datasheet
9Mb / 165P
   Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
6/5/14
DAC1658Q1G5NAGA8 RENESAS-DAC1658Q1G5NAGA8 Datasheet
9Mb / 165P
   Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
6/5/14
More results

Similar Description - DAC1658Q1G5NAGA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
DAC1653Q RENESAS-DAC1653Q Datasheet
9Mb / 165P
   Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
6/5/14
DAC1653D RENESAS-DAC1653D Datasheet
3Mb / 168P
   Dual 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
28 April 2014
DAC1628D1G25 RENESAS-DAC1628D1G25 Datasheet
2Mb / 130P
   Dual 16-bit DAC: JESD204B interface: up to 1.25 Gsps; x2, x4 and x8 interpolating
2 July 2012
logo
Texas Instruments
DAC39J84 TI-DAC39J84_15 Datasheet
2Mb / 146P
[Old version datasheet]   DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface
logo
Maxim Integrated Produc...
MAX5857 MAXIM-MAX5857 Datasheet
2Mb / 140P
   16-Bit, 5.9Gsps Wideband Interpolating and Modulating RF DAC with JESD204B Interface
Rev 0; 3/18
MAX5855 MAXIM-MAX5855 Datasheet
2Mb / 128P
   16-Bit, 4.9Gsps Wideband Interpolating and Modulating RF DAC with JESD204B Interface
Rev 0; 9/2018
logo
Linear Technology
LTC1664 LINER-LTC1664_1 Datasheet
179Kb / 16P
   Micropower Quad 10-Bit DAC
LTC1664 LINER-LTC1664_15 Datasheet
233Kb / 16P
   Micropower Quad 10-Bit DAC
LTC1664 LINER-LTC1664 Datasheet
168Kb / 16P
   Micropower Quad 10-Bit DAC
logo
Renesas Technology Corp
DAC1001D125 RENESAS-DAC1001D125 Datasheet
385Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
2 July 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com