Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DAC1658Q1G5NAGA Datasheet(PDF) 59 Page - Integrated Device Technology

Part # DAC1658Q1G5NAGA
Description  Quad 16-bit DAC: 10 Gbps JESD204B interface: up to 1.50
Download  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

DAC1658Q1G5NAGA Datasheet(HTML) 59 Page - Integrated Device Technology

Back Button DAC1658Q1G5NAGA Datasheet HTML 55Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 56Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 57Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 58Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 59Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 60Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 61Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 62Page - Integrated Device Technology DAC1658Q1G5NAGA Datasheet HTML 63Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 101 page
background image
DAC1653Q/DAC1658Q
© IDT 2013. All rights reserved.
Advance data sheet
Rev. 1.03 — 13 May 2013
59 of 101
Integrated Device Technology
DAC1653Q/DAC1658Q
Quad 16-bit DAC: 10 Gbps JESD204B interface; up to 1.50 Gsps
The SYSREF signals must be propagated to all the devices of the system. They are used
to release the LMFC, so they are all aligned over the devices. The SYSREF signal is
sampled by the device clocks. To ensure that all phases of the signals are aligned at the
source, the SYSREF signals and the device clocks must be generated from the same
clock IC.
All the JESD204B devices sample the SYSREF signal with their own device clocks. The
edge detection of the SYSREF signal is used as a system timing reference and the device
phase-align their LMFCs to the closest edge of the SYSREF. To ensure an accurate
alignment within all devices, the SYSREF signal must show the same phase at the input
port of all the devices to synchronize. Therefore, the trace lengths of the SYSREF signals
must be equal for all the DAC devices. As the SYSREF signal is sampled by the device
clock, the minimum setup (tsu(min)) and hold (th(min)) time are specified with respect to the
Device Clock timing (see Figure 40).
Fig 39. System
10
10
10
FPGA
7.5 Gbps
7.5 Gbps
7.5 Gbps
750 Msps
750 Msps
750 Msps
750 Msps
750 Msps
750 Msps
DATA
CLOCK
750 MHz
DATA
CLOCK
750 MHz
DATA
CLOCK
750 MHz
F = 1
F = 1
F = 1
S = 1
S = 1
S = 1
internal
internal
internal
K = 30
25 MHz
R = 5
R = 5
R = 5
D = 30
D = 60
D = 60
FPGA
CLOCK
750 MHz
SYSREF
CLOCK
5 MHz
25 MHz
25 MHz
K = 30
K = 30
DAC #1
DAC #2
DAC
CLOCK
1.5 Gsps
DAC
CLOCK
1.5 Gsps
All clocks and SYSREF signals are
generated from the same device


Similar Part No. - DAC1658Q1G5NAGA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
DAC1658Q1G5NAGA RENESAS-DAC1658Q1G5NAGA Datasheet
9Mb / 165P
   Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
6/5/14
DAC1658Q1G5NAGA8 RENESAS-DAC1658Q1G5NAGA8 Datasheet
9Mb / 165P
   Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
6/5/14
More results

Similar Description - DAC1658Q1G5NAGA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
DAC1653Q RENESAS-DAC1653Q Datasheet
9Mb / 165P
   Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
6/5/14
DAC1653D RENESAS-DAC1653D Datasheet
3Mb / 168P
   Dual 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating
28 April 2014
DAC1628D1G25 RENESAS-DAC1628D1G25 Datasheet
2Mb / 130P
   Dual 16-bit DAC: JESD204B interface: up to 1.25 Gsps; x2, x4 and x8 interpolating
2 July 2012
logo
Texas Instruments
DAC39J84 TI-DAC39J84_15 Datasheet
2Mb / 146P
[Old version datasheet]   DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface
logo
Maxim Integrated Produc...
MAX5857 MAXIM-MAX5857 Datasheet
2Mb / 140P
   16-Bit, 5.9Gsps Wideband Interpolating and Modulating RF DAC with JESD204B Interface
Rev 0; 3/18
MAX5855 MAXIM-MAX5855 Datasheet
2Mb / 128P
   16-Bit, 4.9Gsps Wideband Interpolating and Modulating RF DAC with JESD204B Interface
Rev 0; 9/2018
logo
Linear Technology
LTC1664 LINER-LTC1664_1 Datasheet
179Kb / 16P
   Micropower Quad 10-Bit DAC
LTC1664 LINER-LTC1664_15 Datasheet
233Kb / 16P
   Micropower Quad 10-Bit DAC
LTC1664 LINER-LTC1664 Datasheet
168Kb / 16P
   Micropower Quad 10-Bit DAC
logo
Renesas Technology Corp
DAC1001D125 RENESAS-DAC1001D125 Datasheet
385Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
2 July 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com