W9412G6JH-5 datasheet(3/53 Pages) WINBOND

Part #	W9412G6JH-5

Description	Double Data Rate architecture; two data transfers per clock cycle

Download	53 Pages

Scroll/Zoom	100%

Manufacturer	WINBOND [Winbond]

Direct Link	http://www.winbond.com

Logo

3 / 53 page

W9412G6JH

Publication Release Date: Nov. 29, 2011

- 3 -

Revision A03

11.7

Extend Mode Register Set (EMRS) Timing .................................................................. 40

11.8

Auto-precharge Timing (Read Cycle, CL = 2) .............................................................. 41

11.9

Auto-precharge Timing (Read cycle, CL = 2), continued ............................................. 42

11.10

Auto-precharge Timing (Write Cycle) .......................................................................... 43

11.11

Read Interrupted by Read (CL = 2, BL = 2, 4, 8) ........................................................ 44

11.12

Burst Read Stop (BL = 8) ............................................................................................ 44

11.13

Read Interrupted by Write & BST (BL = 8).................................................................. 45

11.14

Read Interrupted by Precharge (BL = 8) ..................................................................... 45

11.15

Write Interrupted by Write (BL = 2, 4, 8) ..................................................................... 46

11.16

Write Interrupted by Read (CL = 2, BL = 8) ................................................................ 46

11.17

Write Interrupted by Read (CL = 3, BL = 4) ................................................................ 47

11.18

Write Interrupted by Precharge (BL = 8) ..................................................................... 47

11.19

2 Bank Interleave Read Operation (CL = 2, BL = 2) ................................................... 48

11.20

2 Bank Interleave Read Operation (CL = 2, BL = 4) ................................................... 48

11.21

4 Bank Interleave Read Operation (CL = 2, BL = 2) ................................................... 49

11.22

4 Bank Interleave Read Operation (CL = 2, BL = 4) ................................................... 49

11.23

Auto Refresh Cycle ..................................................................................................... 50

11.24

Precharged/Active Power Down Mode Entry and Exit Timing .................................... 50

11.25

Input Clock Frequency Change during Precharge Power Down Mode Timing .......... 50

11.26

Self Refresh Entry and Exit Timing ............................................................................. 51

12.

Package Specification............................................................................................................... 52

12.1

TSOP (TYPE II) 66L 400 mil......................................................................................... 52

13.

REVISION HISTORY ................................................................................................................ 53

Similar Part No. - W9412G6JH-5

Manufacturer	Part #	Datasheet	Description
Winbond	W9412G6JH	1Mb / 53P	2M ??4 BANKS ??16 BITS DDR SDRAM

More results

Similar Description - W9412G6JH-5

Manufacturer	Part #	Datasheet	Description
Elite Semiconductor Mem...	M13S128324A-2M	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S5121632A-2S	705Kb / 48P	Double-data-rate architecture, two data transfers per clock cycle
	M13S2561616A-2S	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9412G2IB4	832Kb / 50P	Double Data Rate architecture; two data transfers per clock cycle
Elite Semiconductor Mem...	M13S2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W9751G6KB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L32321A-2G	1Mb / 48P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W631GG6KB-15	3Mb / 158P	Double Data Rate architecture: two data transfers per clock cycle
Elite Semiconductor Mem...	M13L2561616A-2A	1Mb / 49P	Double-data-rate architecture, two data transfers per clock cycle
Winbond	W972GG6JB-25	1Mb / 87P	Double Data Rate architecture: two data transfers per clock cycle

More results

W9412G6JH-5 Datasheet(PDF) 3 Page - Winbond

W9412G6JH-5 Datasheet(HTML) 3 Page - Winbond

Similar Part No. - W9412G6JH-5

Similar Description - W9412G6JH-5

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL