Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9888KSZ-140 Datasheet(PDF) 9 Page - Analog Devices

Part # AD9888KSZ-140
Description  100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9888KSZ-140 Datasheet(HTML) 9 Page - Analog Devices

Back Button AD9888KSZ-140 Datasheet HTML 5Page - Analog Devices AD9888KSZ-140 Datasheet HTML 6Page - Analog Devices AD9888KSZ-140 Datasheet HTML 7Page - Analog Devices AD9888KSZ-140 Datasheet HTML 8Page - Analog Devices AD9888KSZ-140 Datasheet HTML 9Page - Analog Devices AD9888KSZ-140 Datasheet HTML 10Page - Analog Devices AD9888KSZ-140 Datasheet HTML 11Page - Analog Devices AD9888KSZ-140 Datasheet HTML 12Page - Analog Devices AD9888KSZ-140 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
Data Sheet
AD9888
Rev. C | Page 9 of 36
Table 4. Pin Function Descriptions
Mnemonic
Description
Inputs
RAIN0
Channel 0 Analog Input for Red.
GAIN0
Channel 0 Analog Input for Green.
BAIN0
Channel 0 Analog Input for Blue.
RAIN1
Channel 1 Analog Input for Red.
GAIN1
Channel 1 Analog Input for Green.
BAIN1
Channel 1 Analog Input for Blue.
These high impedance inputs accept red, green, and blue channel graphics signals, respectively. The six channels are
identical and can be used for any color; colors are assigned for convenient reference. They accommodate input signals
ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp operation.
HSYNC0
Channel 0 Horizontal Sync Input.
HSYNC1
Channel 1 Horizontal Sync Input.
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency reference
for pixel clock generation. The logic sense of this pin is controlled by the HSYNC input polarity control (Register 0x0E, Bit 6).
Only the leading edge of HSYNC is used by the PLL. The trailing edge is used for clamp timing only. When the HSYNC input
polarity control = 0, the falling edge of HSYNC is used. When the HSYNC polarity control = 1, the rising edge is active. The
input includes a Schmitt trigger for noise immunity, with a nominal input threshold of 1.5 V.
VSYNC0
Channel 0 Vertical Sync Input.
VSYNC1
Channel 1 Vertical Sync Input.
These are the inputs for vertical sync.
SOGIN0
Channel 0 Sync-on-Green Input.
SOGIN1
Channel 1 Sync-on-Green Input.
These inputs are provided to assist in processing signals with embedded sync, typically on the green channel. These pins
are connected to a high speed comparator with an internally generated, variable threshold level, which is nominally set to
0.15 V above the negative peak of the input signal. When connected to an ac-coupled graphics signal with embedded
sync, these pins produce a noninverting digital output on SOGOUT. This output is usually a composite sync signal,
containing both vertical and horizontal sync information. When not used, these inputs should be left unconnected. For
more details about this function and how it should be configured, see the Sync-on-Green Input section.
CLAMP
External Clamp Input.
This logic input can be used to define the time during which the input signal is clamped to the reference dc level (to
ground for RGB or to midscale for YUV). It should be used when the reference dc level is known to be present on the
analog input channels, typically during a period following HSYNC, called the back porch, when a good black reference is
provided. The CLAMP pin is enabled by setting the external clamp control (Register 0x0F, Bit 7) to 1 (default is 0). When
disabled, this pin is ignored and the clamp timing is determined internally by counting a delay and duration from the
trailing edge of the HSYNC input. The logic sense of this pin is controlled by the clamp polarity control (Register 0x0F, Bit 6).
When not used, this pin should be grounded and the external clamp should be programmed to 0.
COAST
Clock Generator Coast Input (optional).
This input can be used to stop the pixel clock generator from synchronizing with HSYNC while continuing to produce a
clock at its current frequency and phase. This is useful when processing signals from sources that fail to produce horizontal
sync pulses during the vertical interval or that include equalization pulses. The COAST signal is usually not required for PC
generated signals. The logic sense of this pin is controlled by the coast polarity control (Register 0x0F, Bit 3). When this pin
is not used, either ground the pin and program the coast polarity to 1 or tie the pin high (to VD through a 10 kΩ resistor)
and program the coast polarity to 0. The coast polarity register bit defaults to 1 at power-up.
CKEXT
External Clock Input (optional).
This pin can be used to provide an external clock to the AD9888 in place of the clock internally generated from HSYNC. The
external clock is enabled by programming the external clock select bit (Register 0x15, Bit 0) to 1. When an external clock is
used, all other internal functions operate normally. When not used, this pin should be tied through a 10 kΩ resistor to
ground, and the external clock register should be programmed to 0. The clock phase adjustment still operates when an
external clock source is used.
CKINV
Sampling Clock Inversion (optional).
This pin can be used to invert the pixel sampling clock, which has the effect of shifting the sampling phase 180°. This
supports the alternate pixel sampling mode, wherein higher frequency input signals (up to 410 MSPS) can be captured by
first sampling the odd pixels, and then capturing the even pixels on the subsequent frame. This pin should be used only
during blanking intervals (typically vertical blanking) because it might produce several samples of corrupted data during
the phase shift. When not in use, this pin should be grounded.


Similar Part No. - AD9888KSZ-140

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9888KS-100 AD-AD9888KS-100 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9888KS-140 AD-AD9888KS-140 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9888KS-170 AD-AD9888KS-170 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9888KS-205 AD-AD9888KS-205 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
More results

Similar Description - AD9888KSZ-140

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884A AD-AD9884A Datasheet
186Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. B
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A_15 Datasheet
629Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985 AD-AD9985 Datasheet
349Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com