Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FM93C56E Datasheet(PDF) 6 Page - Fairchild Semiconductor

Part # FM93C56E
Description  2048-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FM93C56E Datasheet(HTML) 6 Page - Fairchild Semiconductor

Back Button FM93C56E Datasheet HTML 2Page - Fairchild Semiconductor FM93C56E Datasheet HTML 3Page - Fairchild Semiconductor FM93C56E Datasheet HTML 4Page - Fairchild Semiconductor FM93C56E Datasheet HTML 5Page - Fairchild Semiconductor FM93C56E Datasheet HTML 6Page - Fairchild Semiconductor FM93C56E Datasheet HTML 7Page - Fairchild Semiconductor FM93C56E Datasheet HTML 8Page - Fairchild Semiconductor FM93C56E Datasheet HTML 9Page - Fairchild Semiconductor FM93C56E Datasheet HTML 10Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
6
www.fairchildsemi.com
FM93C56 Rev. C.1
Functional Description
A typical Microwire cycle starts by first selecting the device
(bringing the CS signal high). Once the device is selected, a valid
Start bit (“1”) should be issued to properly recognize the cycle.
Following this, the 2-bit opcode of appropriate instruction should
be issued. After the opcode bits, the 8-bit address information
should be issued. For certain instructions, some of these 8 bits are
don’t care values (can be “0” or “1”), but they should still be issued.
Following the address information, depending on the instruction
(WRITE and WRALL), 16-Bit data is issued. Otherwise, depend-
ing on the instruction (READ), the device starts to drive the output
data on the DO line. Other instructions perform certain control
functions and do not deal with data bits. The Microwire cycle ends
when the CS signal is brought low. However during certain
instructions, falling edge of the CS signal initiates an internal cycle
(Programming), and the device remains busy till the completion of
the internal cycle. Each of the 7 instructions is explained in detail
in the following sections.
1) Read (READ)
READ instruction allows data to be read from a selected location
in the memory array. Input information (Start bit, Opcode and
Address) for this instruction should be issued as listed under
Table1. Upon receiving a valid input information, decoding of the
opcode and the address is made, followed by data transfer from
the selected memory location into a 16-bit serial-out shift register.
This 16-bit data is then shifted out on the DO pin. D15 bit (MSB)
is shifted out first and D0 bit (LSB) is shifted out last. A dummy-bit
(logical 0) precedes this 16-bit data output string. Output data
changes are initiated on the rising edge of the SK clock. After
reading the 16-bit data, the CS signal can be brought low to end
the Read cycle. Refer
Read cycle diagram.
2) Write Enable (WEN)
When VCC is applied to the part, it “powers up” in the Write Disable
(WDS) state. Therefore, all programming operations must be
preceded by a Write Enable (WEN) instruction. Once a Write
Enable instruction is executed, programming remains enabled
until a Write Disable (WDS) instruction is executed or V
CC is
completely removed from the part. Input information (Start bit,
Opcode and Address) for this WEN instruction should be issued
as listed under Table1. The device becomes write-enabled at the
end of this cycle when the CS signal is brought low. Execution of
a READ instruction is independent of WEN instruction. Refer
Write Enable cycle diagram.
3) Write (WRITE)
WRITE instruction allows write operation to a specified location in
the memory with a specified data. This instruction is valid only when
device is write-enabled (Refer WEN instruction).
Input information (Start bit, Opcode, Address and Data) for this
WRITE instruction should be issued as listed under Table1. After
inputting the last bit of data (D0 bit), CS signal must be brought low
before the next rising edge of the SK clock. This falling edge of the
CS initiates the self-timed programming cycle. It takes tWP time
(Refer appropriate DC and AC Electrical Characteristics table) for
the internal programming cycle to finish. During this time, the
device remains busy and is not ready for another instruction.
The status of the internal programming cycle can be polled at any
time by bringing the CS signal high again, after tCS interval. When
CS signal is high, the DO pin indicates the READY/BUSY status
of the chip. DO = logical 0 indicates that the programming is still
in progress. DO = logical 1 indicates that the programming is
finished and the device is ready for another instruction. It is not
required to provide the SK clock during this status polling. While
the device is busy, it is recommended that no new instruction be
issued. Refer
Write cycle diagram.
It is also recommended to follow this instruction (after the device
becomes READY) with a Write Disable (WDS) instruction to
safeguard data against corruption due to spurious noise, inadvert-
ent writes etc.
4) Write All (WRALL)
Write all (WRALL) instruction is similar to the Write instruction
except that WRALL instruction will simultaneously program all
memory locations with the data pattern specified in the instruction.
This instruction is valid only when device is write-enabled (Refer
WEN instruction).
Input information (Start bit, Opcode, Address and Data) for this
WRALL instruction should be issued as listed under Table1. After
inputting the last bit of data (D0 bit), CS signal must be brought low
before the next rising edge of the SK clock. This falling edge of the
CS initiates the self-timed programming cycle. It takes t
WP time
(Refer appropriate DC and AC Electrical Characteristics table) for
the internal programming cycle to finish. During this time, the
device remains busy and is not ready for another instruction.
Status of the internal programming can be polled as described
under WRITE instruction description. While the device is busy, it
is recommended that no new instruction be issued. Refer
Write All
cycle diagram.
5) Write Disable (WDS)
Write Disable (WDS) instruction disables all programming opera-
tions and should follow all programming operations. Executing this
instruction after a valid write instruction would protect against
accidental data disturb due to spurious noise, glitches, inadvertent
writes etc. Input information (Start bit, Opcode and Address) for this
WDS instruction should be issued as listed under Table1. The
device becomes write-disabled at the end of this cycle when the CS
signal is brought low. Execution of a READ instruction is indepen-
dent of WDS instruction. Refer
Write Disable cycle diagram.
6) Erase (ERASE)
The ERASE instruction will program all bits in the specified
location to a logical “1” state. Input information (Start bit, Opcode
and Address) for this WDS instruction should be issued as listed
under Table1. After inputting the last bit of data (A0 bit), CS signal
must be brought low before the next rising edge of the SK clock.
This falling edge of the CS initiates the self-timed programming
cycle. It takes tWP time (Refer appropriate DC and AC Electrical
Characteristics table) for the internal programming cycle to finish.
During this time, the device remains busy and is not ready for
another instruction. Status of the internal programming can be
polled as described under WRITE instruction description. While
the device is busy, it is recommended that no new instruction be
issued. Refer
Erase cycle diagram.
7) Erase All (ERAL)


Similar Part No. - FM93C56E

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
FM93C56EM8 FAIRCHILD-FM93C56EM8 Datasheet
171Kb / 16P
   (MICROWIRE??Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read
FM93C56EMT8 FAIRCHILD-FM93C56EMT8 Datasheet
171Kb / 16P
   (MICROWIRE??Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read
FM93C56EN FAIRCHILD-FM93C56EN Datasheet
171Kb / 16P
   (MICROWIRE??Bus Interface) 2048-Bit Serial EEPROM with Data Protect and Sequential Read
More results

Similar Description - FM93C56E

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM93C56 FAIRCHILD-NM93C56 Datasheet
107Kb / 13P
   2048-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
NM93C56EM8 FAIRCHILD-NM93C56EM8 Datasheet
110Kb / 13P
   2048-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
FM93C56A FAIRCHILD-FM93C56A Datasheet
118Kb / 13P
   2K-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
FM93C66 FAIRCHILD-FM93C66 Datasheet
114Kb / 13P
   4096-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
NM93C86A FAIRCHILD-NM93C86A Datasheet
110Kb / 13P
   16K-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
NM93C46A FAIRCHILD-NM93C46A Datasheet
112Kb / 13P
   1K-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
FM93C06 FAIRCHILD-FM93C06 Datasheet
114Kb / 13P
   256-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
NM93C66 FAIRCHILD-NM93C66 Datasheet
107Kb / 13P
   4096-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
NM93C66A FAIRCHILD-NM93C66A Datasheet
111Kb / 13P
   4K-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
FM93C46N FAIRCHILD-FM93C46N Datasheet
117Kb / 13P
   1024-Bit Serial CMOS EEPROM (MICROWIRE Synchronous Bus)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com