![]() |
Electronic Components Datasheet Search |
|
C8051F040-GQR Datasheet(PDF) 58 Page - Silicon Laboratories |
|
C8051F040-GQR Datasheet(HTML) 58 Page - Silicon Laboratories |
58 / 328 page ![]() C8051F040/1/2/3/4/5/6/7 58 Rev. 1.5 SFR Definition 5.5. ADC0CF: ADC0 Configuration Register Bits7-3: AD0SC4-0: ADC0 SAR Conversion Clock Period Bits SAR Conversion clock is derived from system clock by the following equation, where AD0SC refers to the 5-bit value held in AD0SC4-0, and CLKSAR0 refers to the desired ADC0 SAR clock. See Table 5.2 for SAR clock configuration requirements. * or *Note: AD0SC is the rounded-up result. Bits2-0: AMP0GN2-0: ADC0 Internal Amplifier Gain (PGA) 000: Gain = 1 001: Gain = 2 010: Gain = 4 011: Gain = 8 10x: Gain = 16 11x: Gain = 0.5 R/W R/W R/W R/W R/W R/W R/W R/W Reset Value AD0SC4 AD0SC3 AD0SC2 AD0SC1 AD0SC0 AMP0GN2 AMP0GN1 AMP0GN0 11111000 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: SFR Page: 0xBC 0 AD0SC SYSCLK CLK SAR0 ----------------------- 1 – CLK SAR0 SYSCLK AD0SC 1 + ---------------------------- = |
Similar Part No. - C8051F040-GQR |
|
Similar Description - C8051F040-GQR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |
allmanual.com |