 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
C8051F040-GQR Datasheet(PDF) 11 Page - Silicon Laboratories |
|
||||||||||||||||||||||||||||||
C8051F040-GQR Datasheet(HTML) 11 Page - Silicon Laboratories |
|
|
11 / 328 page  C8051F040/1/2/3/4/5/6/7 Rev. 1.5 11 16. External Data Memory Interface and On-Chip XRAM Figure 16.1. Multiplexed Configuration Example.................................................... 191 Figure 16.2. Non-multiplexed Configuration Example ............................................ 192 Figure 16.3. EMIF Operating Modes ...................................................................... 193 Figure 16.4. Non-multiplexed 16-bit MOVX Timing ................................................ 196 Figure 16.5. Non-multiplexed 8-bit MOVX without Bank Select Timing ................. 197 Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing ...................... 198 Figure 16.7. Multiplexed 16-bit MOVX Timing........................................................ 199 Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing ......................... 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing .............................. 201 17. Port Input/Output Figure 17.1. Port I/O Cell Block Diagram ............................................................... 203 Figure 17.2. Port I/O Functional Block Diagram ..................................................... 204 Figure 17.3. Priority Crossbar Decode Table ......................................................... 205 Figure 17.4. Priority Crossbar Decode Table ......................................................... 208 Figure 17.5. Priority Crossbar Decode Table ......................................................... 209 Figure 17.6. Crossbar Example:............................................................................. 211 18. Controller Area Network (CAN0) Figure 18.1. Typical CAN Bus Configuration.......................................................... 227 Figure 18.2. CAN Controller Diagram..................................................................... 228 Figure 18.3. Four Segments of a CAN Bit Time ..................................................... 229 Figure 18.4. CAN0DATH: CAN Data Access Register High Byte .......................... 234 19. System Management BUS/I2C BUS (SMBUS0) Figure 19.1. SMBus0 Block Diagram ..................................................................... 239 Figure 19.2. Typical SMBus Configuration ............................................................. 240 Figure 19.3. SMBus Transaction ............................................................................ 241 Figure 19.4. Typical Master Transmitter Sequence................................................ 242 Figure 19.5. Typical Master Receiver Sequence.................................................... 243 Figure 19.6. Typical Slave Transmitter Sequence.................................................. 243 Figure 19.7. Typical Slave Receiver Sequence...................................................... 244 20. Enhanced Serial Peripheral Interface (SPI0) Figure 20.1. SPI Block Diagram ............................................................................. 255 Figure 20.2. Multiple-Master Mode Connection Diagram ....................................... 258 Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram ............. 258 Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram ............. 258 Figure 20.5. Data/Clock Timing Diagram ............................................................... 260 21. UART0 Figure 21.1. UART0 Block Diagram ....................................................................... 265 Figure 21.2. UART0 Mode 0 Timing Diagram ........................................................ 266 Figure 21.3. UART0 Mode 0 Interconnect.............................................................. 267 Figure 21.4. UART0 Mode 1 Timing Diagram ........................................................ 267 Figure 21.5. UART0 Modes 2 and 3 Timing Diagram ............................................ 269 Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram .............................. 269 Figure 21.7. UART Multi-Processor Mode Interconnect Diagram .......................... 272 |
Similar Part No. - C8051F040-GQR |
|
Similar Description - C8051F040-GQR |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
