Electronic Components Datasheet Search |
|
Si5324B-C-GM Datasheet(PDF) 1 Page - Silicon Laboratories |
|
Si5324B-C-GM Datasheet(HTML) 1 Page - Silicon Laboratories |
1 / 72 page Rev. 1.0 1/13 Copyright © 2013 by Silicon Laboratories Si5324 Si5324 Features Applications Description The Si5324 is a low-bandwidth, jitter-attenuating, precision clock multiplier for applications requiring sub 1 ps jitter performance with loop bandwidths between 4 Hz and 525 Hz. The Si5324 accepts two input clocks ranging from 2 kHz to 710 MHz and generates two output clocks ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The two outputs are divided down separately from a common source. The Si5324 can also use its external reference as a clock source for frequency synthesis. The device provides virtually any frequency translation combination across this operating range. The Si5324 input clock frequency and clock multiplication ratio are programmable via an I2C or SPI interface. The Si5324 is based on Silicon Laboratories' 3rd-generation DSPLL® technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. The Si5324 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications. Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz Ultra-low jitter clock outputs as low as 290 fs rms (12 kHz–20 MHz), 320 fs rms (50 kHz–80 MHz) Integrated loop filter with selectable loop bandwidth (4– 525 Hz) Meets ITU-T G.8251 and Telcordia GR-253-CORE jitter specification Hitless input clock switching with phase build-out Freerun, Digital Hold operation Configurable signal format per output (LVPECL, LVDS, CML, CMOS) Support for ITU G.709 and custom FEC ratios (255/238, 255/237, 255/236, 239/237, 66/64, 239/238, 15/14, 253/221, 255/238) LOL, LOS, FOS alarm outputs I2C or SPI programmable On-chip voltage regulator with high PSNR Single supply 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10% Small size: 6 x 6 mm 36-lead QFN Pb-free, ROHS-compliant Broadcast video –3G/HD/SD-SDI, Genlock Packet Optical Transport Systems (P-OTS), MSPP OTN/OTU-1/2/3/4 Asynchronous Demapping (Gapped Clock) SONET OC-48/192/768, SDH/STM-16/64/256 line cards 1/2/4/8/10G Fibre Channel line cards GbE/10/40/100G Synchronous Ethernet (LAN/WAN) Data converter clocking Wireless base stations Test and measurement A NY-F REQUENCY P RECISION C LOCK M ULTIPLIER/ J ITTER A TTENUATOR Ordering Information: See page 63. Pin Assignments 1 2 3 29 30 31 32 33 34 35 36 20 21 22 23 24 25 26 27 10 11 12 13 14 15 16 17 4 5 6 7 8 NC NC RST C2B INT_C1B GND VDD XA CS_CA SCL SDA_SDO A1 A2_SS SDI GND Pad A0 GND 9 18 19 28 XB GND |
Similar Part No. - Si5324B-C-GM |
|
Similar Description - Si5324B-C-GM |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |