Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TLK2521IPAPR Datasheet(PDF) 3 Page - Texas Instruments

Part # TLK2521IPAPR
Description  1.0 to 2.5 Gbps 18-BIT SERDES
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLK2521IPAPR Datasheet(HTML) 3 Page - Texas Instruments

  TLK2521IPAPR Datasheet HTML 1Page - Texas Instruments TLK2521IPAPR Datasheet HTML 2Page - Texas Instruments TLK2521IPAPR Datasheet HTML 3Page - Texas Instruments TLK2521IPAPR Datasheet HTML 4Page - Texas Instruments TLK2521IPAPR Datasheet HTML 5Page - Texas Instruments TLK2521IPAPR Datasheet HTML 6Page - Texas Instruments TLK2521IPAPR Datasheet HTML 7Page - Texas Instruments TLK2521IPAPR Datasheet HTML 8Page - Texas Instruments TLK2521IPAPR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 22 page
background image
TLK2521
1.0 to 2.5 Gbps 18BIT SERDES
SLLS574D − JULY 2003 − REVISED JULY 2007
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
functional block diagram
LOOPEN
DINRXN
DINRXP
PREEMPH
Recovered
Clock
DOUTTXP
DOUTTXN
LOCKB
RX_CLK
TD(0−17)
RD(0−17)
Multiplying
Clock
Synthesizer
Interpolator and
Clock Recovery
ENABLE
18
TESTEN
20
Controls:
PLL,Bias,Rx,
Tx
GTX_CLK
Parallel to
Serial
MUX
MUX
Serial to
Parallel
20
18
Start/Stop
Decoder
Bit
Clock
Bit
Clock
Start/Stop
Encoder
transmit interface
The transmitter portion registers valid incoming 18-bit wide data (TXD[0:17]) on the rising edge of GTX_CLK.
The data is then framed with a start and a stop bit, serialized and transmitted sequentially over the differential
high-speed I/O channel. The clock multiplier multiplies the reference clock (GTX_CLK) by a factor of 10 times
creating a bit clock. This internal bit clock is fed to the parallel-to-serial shift register, which transmits data on
both the rising and falling edges of the bit clock providing a serial data rate that is 20 times the reference clock.
Data is transmitted LSB (D0) first.
transmit data bus
The transmit bus interface accepts 18-bit wide single-ended TTL parallel data at the TXD[0:17] pins. Data is
valid on the rising edge of GTX_CLK. The GTX_CLK is used as the word clock. The data and clock signals must
be properly aligned as shown in Figure 1. Detailed timing information can be found in the TTL input electrical
characteristics table.


Similar Part No. - TLK2521IPAPR

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLK2521 TI-TLK2521 Datasheet
317Kb / 19P
[Old version datasheet]   1 to 2.5 Gbps TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com