Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC18F2525 Datasheet(PDF) 61 Page - Microchip Technology

Part # PIC18F2525
Description  28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
Download  412 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F2525 Datasheet(HTML) 61 Page - Microchip Technology

Back Button PIC18F2525_08 Datasheet HTML 57Page - Microchip Technology PIC18F2525_08 Datasheet HTML 58Page - Microchip Technology PIC18F2525_08 Datasheet HTML 59Page - Microchip Technology PIC18F2525_08 Datasheet HTML 60Page - Microchip Technology PIC18F2525_08 Datasheet HTML 61Page - Microchip Technology PIC18F2525_08 Datasheet HTML 62Page - Microchip Technology PIC18F2525_08 Datasheet HTML 63Page - Microchip Technology PIC18F2525_08 Datasheet HTML 64Page - Microchip Technology PIC18F2525_08 Datasheet HTML 65Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 412 page
background image
© 2008 Microchip Technology Inc.
DS39626E-page 59
PIC18F2525/2620/4525/4620
5.3
Data Memory Organization
The data memory in PIC18 devices is implemented as
static RAM. Each register in the data memory has a
12-bit address, allowing up to 4096 bytes of data
memory. The memory space is divided into as many as
16 banks that contain 256 bytes each; PIC18F2525/
2620/4525/4620 devices implement all 16 banks.
Figure 5-5 shows the data memory organization for the
PIC18F2525/2620/4525/4620 devices.
The data memory contains Special Function Registers
(SFRs) and General Purpose Registers (GPRs). The
SFRs are used for control and status of the controller
and peripheral functions, while GPRs are used for data
storage and scratchpad operations in the user’s
application. Any read of an unimplemented location will
read as ‘0’s.
The instruction set and architecture allow operations
across all banks. The entire data memory may be
accessed by Direct, Indirect or Indexed Addressing
modes. Addressing modes are discussed later in this
subsection.
To ensure that commonly used registers (SFRs and
select GPRs) can be accessed in a single cycle, PIC18
devices implement an Access Bank. This is a 256-byte
memory space that provides fast access to SFRs and
the lower portion of GPR Bank 0 without using the
BSR. Section 5.3.2 “Access Bank” provides a
detailed description of the Access RAM.
5.3.1
BANK SELECT REGISTER (BSR)
Large areas of data memory require an efficient
addressing scheme to make rapid access to any
address possible. Ideally, this means that an entire
address does not need to be provided for each read or
write operation. For PIC18 devices, this is accom-
plished with a RAM banking scheme. This divides the
memory space into 16 contiguous banks of 256 bytes.
Depending on the instruction, each location can be
addressed directly by its full 12-bit address, or an 8-bit
low-order address and a 4-bit Bank Pointer.
Most instructions in the PIC18 instruction set make use
of the Bank Pointer, known as the Bank Select Register
(BSR). This SFR holds the four Most Significant bits of
a location’s address; the instruction itself includes the
8 Least Significant bits. Only the four lower bits of the
BSR are implemented (BSR3:BSR0). The upper four
bits are unused; they will always read ‘0’ and cannot be
written to. The BSR can be loaded directly by using the
MOVLB
instruction.
The value of the BSR indicates the bank in data
memory; the 8 bits in the instruction show the location
in the bank and can be thought of as an offset from the
bank’s lower boundary. The relationship between the
BSR’s value and the bank division in data memory is
shown in Figure 5-6.
Since up to 16 registers may share the same low-order
address, the user must always be careful to ensure that
the proper bank is selected before performing a data
read or write. For example, writing what should be
program data to an 8-bit address of F9h, while the BSR
is 0Fh, will end up resetting the program counter.
While any bank can be selected, only those banks that
are actually implemented can be read or written to.
Writes to unimplemented banks are ignored, while
reads from unimplemented banks will return ‘0’s. Even
so, the STATUS register will still be affected as if the
operation was successful. The data memory map in
Figure 5-5 indicates which banks are implemented.
In the core PIC18 instruction set, only the MOVFF
instruction fully specifies the 12-bit address of the
source and target registers. This instruction ignores the
BSR completely when it executes. All other instructions
include only the low-order address as an operand and
must use either the BSR or the Access Bank to locate
their target registers.
Note:
The operation of some aspects of data
memory are changed when the PIC18
extended instruction set is enabled. See
Section 5.5 “Data Memory and the
Extended Instruction Set” for more
information.


Similar Part No. - PIC18F2525_08

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
PIC18F2525 MICROCHIP-PIC18F2525_05 Datasheet
231Kb / 8P
   Clarifications/Corrections
2005
More results

Similar Description - PIC18F2525_08

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
PIC18F2420 MICROCHIP-PIC18F2420 Datasheet
6Mb / 390P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
2004
PIC18F2420 MICROCHIP-PIC18F2420_08 Datasheet
6Mb / 412P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
2008
PIC18F2620-ISO MICROCHIP-PIC18F2620-ISO Datasheet
6Mb / 412P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
01/02/08
PIC18F2525 MICROCHIP-PIC18F2525 Datasheet
6Mb / 390P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
2004
PIC18F4525-I MICROCHIP-PIC18F4525-I Datasheet
6Mb / 412P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
01/02/08
PIC18F4525-I MICROCHIP-PIC18F4525-I Datasheet
4Mb / 412P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
01/02/08
PIC18F4321 MICROCHIP-PIC18F4321 Datasheet
6Mb / 396P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
2007
PIC18LF4620-I MICROCHIP-PIC18LF4620-I Datasheet
6Mb / 412P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
01/02/08
PIC18LF4520-IPT MICROCHIP-PIC18LF4520-IPT Datasheet
6Mb / 412P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
01/02/08
PIC18F2420 MICROCHIP-PIC18F2420_05 Datasheet
283Kb / 16P
   28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com