 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EP2AGX95EF29I5N Datasheet(PDF) 80 Page - Altera Corporation |
|
||||||||||||||||||||||||||||||
EP2AGX95EF29I5N Datasheet(HTML) 80 Page - Altera Corporation |
|
|
80 / 90 page  1–72 Chapter 1: Device Datasheet for Arria II Devices Switching Characteristics Arria II Device Handbook Volume 3: Device Datasheet and Addendum July 2012 Altera Corporation IOE Programmable Delay Table 1–66 lists the delay associated with each supported IOE programmable delay chain for Arria II GX devices. Table 1–67 lists the IOE programmable delay settings for Arria II GZ devices. Table 1–66. IOE Programmable Delay for Arria II GX Devices Parameter Available Settings (1) Minimum Offset (2) Maximum Offset Unit Fast Model Slow Model I3 C4 I5 I3 C4 C5 I5 C6 Output enable pin delay 7 0 0.413 0.442 0.413 0.814 0.713 0.796 0.801 0.873 ns Delay from output register to output pin 7 0 0.339 0.362 0.339 0.671 0.585 0.654 0.661 0.722 ns Input delay from pin to internal cell 52 0 1.494 1.607 1.494 2.895 2.520 2.733 2.775 2.944 ns Input delay from pin to input register 52 0 1.493 1.607 1.493 2.896 2.503 2.732 2.774 2.944 ns DQS bus to input register delay 4 0 0.074 0.076 0.074 0.140 0.124 0.147 0.147 0.167 ns Notes to Table 1–66: (1) The available setting for every delay chain starts with zero and ends with the specified maximum number of settings. (2) The minimum offset represented in the table does not include intrinsic delay. Table 1–67. IOE Programmable Delay for Arria II GZ Devices Parameter Available Settings (1) Minimum Offset (2) Maximum Offset Unit Fast Model Slow Model Industrial Commercial C3 I3 C4 I4 D1 15 0 0.462 0.505 0.795 0.801 0.857 0.864 ns D2 7 0 0.234 0.232 0.372 0.371 0.407 0.405 ns D3 7 0 1.700 1.769 2.927 2.948 3.157 3.178 ns D4 15 0 0.508 0.554 0.882 0.889 0.952 0.959 ns D5 15 0 0.472 0.500 0.799 0.817 0.875 0.882 ns D6 6 0 0.186 0.195 0.319 0.321 0.345 0.347 ns Notes to Table 1–67: (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column. (2) Minimum offset does not include the intrinsic delay. |
Similar Part No. - EP2AGX95EF29I5N |
|
Similar Description - EP2AGX95EF29I5N |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
