Electronic Components Datasheet Search |
|
EP2AGX95EF29I5N Datasheet(PDF) 82 Page - Altera Corporation |
|
EP2AGX95EF29I5N Datasheet(HTML) 82 Page - Altera Corporation |
82 / 90 page 1–74 Chapter 1: Device Datasheet for Arria II Devices Glossary Arria II Device Handbook Volume 3: Device Datasheet and Addendum July 2012 Altera Corporation Glossary Table 1–68 lists the glossary for this chapter. Table 1–68. Glossary (Part 1 of 4) Letter Subject Definitions A, B, C, D Differential I/O Standards Receiver Input Waveforms Transmitter Output Waveforms E, F fHSCLK Left/Right PLL input clock frequency. fHSDR High-speed I/O block: Maximum/minimum LVDS data transfer rate (fHSDR = 1/TUI), non-DPA. fHSDRDPA High-speed I/O block: Maximum/minimum LVDS data transfer rate (fHSDRDPA = 1/TUI), DPA. Single-Ended Waveform Differential Waveform Positive Channel (p) = VIH Negative Channel (n) = VIL Ground VID VID VID p − n = 0 V VCM Single-Ended Waveform Differential Waveform Positive Channel (p) = VOH Negative Channel (n) = VOL Ground VOD VOD VOD p − n = 0 V VCM |
Similar Part No. - EP2AGX95EF29I5N |
|
Similar Description - EP2AGX95EF29I5N |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |