Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP1SGX40 Datasheet(PDF) 8 Page - Altera Corporation

Part # EP1SGX40
Description  Enhanced Configuration (EPC) Devices Datasheet
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1SGX40 Datasheet(HTML) 8 Page - Altera Corporation

Back Button EP1SGX40 Datasheet HTML 4Page - Altera Corporation EP1SGX40 Datasheet HTML 5Page - Altera Corporation EP1SGX40 Datasheet HTML 6Page - Altera Corporation EP1SGX40 Datasheet HTML 7Page - Altera Corporation EP1SGX40 Datasheet HTML 8Page - Altera Corporation EP1SGX40 Datasheet HTML 9Page - Altera Corporation EP1SGX40 Datasheet HTML 10Page - Altera Corporation EP1SGX40 Datasheet HTML 11Page - Altera Corporation EP1SGX40 Datasheet HTML 12Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 36 page
background image
Page 8
Functional Description
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
FPGA Configuration
FPGA configuration is managed by the configuration controller chip. This process
includes reading configuration data from the flash memory, decompressing the
configuration data, transmitting configuration data using the appropriate DATA[]
pins, and handling error conditions.
After POR, the controller determines the user-defined configuration options by
reading its option bits from the flash memory. These options include the configuration
scheme, configuration clock speed, decompression, and configuration page settings.
The option bits are stored at flash address location 0x8000 (word address) and occupy
512-bits or 32-words of memory. These options bits are read using the internal flash
interface and the default 10 MHz internal oscillator.
After obtaining the configuration settings, the configuration controller chip checks if
the FPGA is ready to accept configuration data by monitoring the nSTATUS and
CONF
_DONE signals. When the FPGA is ready (nSTATUS is high and CONF_DONE is low),
the controller begins data transfer using the DCLK and DATA[] output pins. The
controller selects the configuration page to be transmitted to the FPGA by sampling
its PGM[2..0] pins after POR or reset.
The function of the configuration unit is to transmit decompressed data to the FPGA,
depending on the configuration scheme. The EPC device supports four concurrent
configuration modes, with n = 1, 2, 4, or 8 (where n is the number of bits that are sent
per DCLK cycle on the DATA[n] signals). The value n = 1 corresponds to the traditional
PS configuration scheme. The values n = 2, 4, and 8 correspond to concurrent
configuration of 2, 4, or 8 different PS configuration chains, respectively. Additionally,
the FPGA can be configured in FPP mode, where eight bits of DATA are clocked into
the FPGA per DCLK cycle. Depending on the configuration bus width (n), the circuit
shifts uncompressed configuration data to the valid DATA[n] pins. Unused DATA[]
pins drive low.
In addition to transmitting configuration data to the FPGAs, the configuration circuit
is also responsible for pausing configuration whenever there is insufficient data
available for transmission. This occurs when the flash read bandwidth is lower than
the configuration write bandwidth. Configuration is paused by stopping the DCLK to
the FPGA, when waiting for data to be read from the flash or for data to be
decompressed. This technique is called “Pausing DCLK”.
The EPC device flash-memories feature a 90-ns access time (approximately 10 MHz).
Hence, the flash read bandwidth is limited to about 160 megabits per second (Mbps)
(16-bit flash data bus, DQ[], at 10 MHz). However, the configuration speeds supported
by Altera FPGAs are much higher and translate to high configuration write
bandwidths. For example, 100-MHz Stratix FPP configuration requires data at the rate
of 800 Mbps (8-bit DATA[] bus at 100 MHz). This is much higher than the 160 Mbps the
flash memory can support and is the limiting factor for configuration time.
Compression increases the effective flash-read bandwidth as the same amount of
configuration data takes up less space in the flash memory after compression. Since
Stratix configuration data compression ratios are approximately two, the effective
read bandwidth doubles to about 320 Mbps.


Similar Part No. - EP1SGX40

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1SGX40 ALTERA-EP1SGX40 Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP1SGX40 ALTERA-EP1SGX40 Datasheet
2Mb / 182P
   Package Information Datasheet for Mature Altera Devices
EP1SGX40 ALTERA-EP1SGX40 Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EP1SGX40 ALTERA-EP1SGX40 Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EP1SGX40 ALTERA-EP1SGX40 Datasheet
2Mb / 182P
   Package Information Datasheet for Mature Altera Devices
More results

Similar Description - EP1SGX40

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EPC16UC88N ALTERA-EPC16UC88N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC8QC100N ALTERA-EPC8QC100N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC1441TC32N ALTERA-EPC1441TC32N Datasheet
633Kb / 36P
   Enhanced Configuration (EPC) Devices Datasheet
EPC16QI100N ALTERA-EPC16QI100N Datasheet
621Kb / 36P
   This datasheet describes enhanced configuration (EPC) devices
EPCQ256SI16N ALTERA-EPCQ256SI16N Datasheet
1Mb / 42P
   Quad-Serial Configuration (EPCQ) Devices Datasheet
EPC8QC100 ALTERA-EPC8QC100 Datasheet
421Kb / 36P
   2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC4 ALTERA-EPC4 Datasheet
456Kb / 34P
   1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EPCS1 ALTERA-EPCS1 Datasheet
241Kb / 32P
   Serial Configuration Devices
EPCS1 ALTERA-EPCS1_1 Datasheet
704Kb / 38P
   Serial Configuration Devices
logo
Infineon Technologies A...
DDB6U50N16W1R INFINEON-DDB6U50N16W1R Datasheet
420Kb / 13P
   Preliminary datasheet EasyBRIDGE module with chopper configuration
0.10 2021-07-30
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com