Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

EP2C8AT324I7N Datasheet(PDF) 57 Page - Altera Corporation

Part No. EP2C8AT324I7N
Description  Section I. Cyclone II Device Family Data Sheet
Download  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8AT324I7N Datasheet(HTML) 57 Page - Altera Corporation

Back Button EP2C8AT324I7N Datasheet HTML 53Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 54Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 55Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 56Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 57Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 58Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 59Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 60Page - Altera Corporation EP2C8AT324I7N Datasheet HTML 61Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 168 page
background image
Altera Corporation
2–45
February 2007
Cyclone II Device Handbook, Volume 1
Cyclone II Architecture
In Cyclone II devices, all the I/O banks support SDR and DDR SDRAM
memory up to 167 MHz/333 Mbps. All I/O banks support DQS signals
with the DQ bus modes of ×8/×9, or ×16/×18. Table 2–14 shows the
external memory interfaces supported in Cyclone II devices.
Cyclone II devices use data (DQ), data strobe (DQS), and clock pins to
interface with external memory. Figure 2–26 shows the DQ and DQS pins
in the ×8/×9 mode.
Table 2–14. External Memory Support in Cyclone II Devices
Note (1)
Memory Standard
I/O Standard
Maximum Bus
Width
Maximum Clock
Rate Supported
(MHz)
Maximum Data
Rate Supported
(Mbps)
SDR SDRAM
LVTTL (2)
72
167
167
DDR SDRAM
SSTL-2 class I (2)
72
167
333 (1)
SSTL-2 class II (2)
72
133
267 (1)
DDR2 SDRAM
SSTL-18 class I (2)
72
167
333 (1)
SSTL-18 class II (3)
72
125
250 (1)
QDRII SRAM (4)
1.8-V HSTL class I
(2)
36
167
668 (1)
1.8-V HSTL class II
(3)
36
100
400 (1)
Notes to Table 2–14:
(1)
The data rate is for designs using the Clock Delay Control circuitry.
(2)
The I/O standards are supported on all the I/O banks of the Cyclone II device.
(3)
The I/O standards are supported only on the I/O banks on the top and bottom of the Cyclone II device.
(4)
For maximum performance, Altera recommends using the 1.8-V HSTL I/O standard because of higher I/O drive
strength. QDRII SRAM devices also support the 1.5-V HSTL I/O standard.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn