Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

EP2C8AT324C8N Datasheet(PDF) 68 Page - Altera Corporation

Part No. EP2C8AT324C8N
Description  Section I. Cyclone II Device Family Data Sheet
Download  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8AT324C8N Datasheet(HTML) 68 Page - Altera Corporation

Back Button EP2C8AT324C8N Datasheet HTML 64Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 65Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 66Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 67Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 68Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 69Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 70Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 71Page - Altera Corporation EP2C8AT324C8N Datasheet HTML 72Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 168 page
background image
2–56
Altera Corporation
Cyclone II Device Handbook, Volume 1
February 2007
I/O Structure & Features
Cyclone II devices support driver impedance matching to the impedance
of the transmission line, typically 25 or 50
Ω. When used with the output
drivers, on-chip termination sets the output driver impedance to 25 or
50
Ω. Cyclone II devices also support I/O driver series termination
(RS = 50 Ω) for SSTL-2 and SSTL-18. Table 2–19 lists the I/O standards that
support impedance matching and series termination.
1
The recommended frequency range of operation is pending
silicon characterization.
On-chip series termination can be supported on any I/O bank. VCCIO and
VREF must be compatible for all I/O pins in order to enable on-chip series
termination in a given I/O bank. I/O standards that support different RS
values can reside in the same I/O bank as long as their VCCIO and VREF are
not conflicting.
1
When using on-chip series termination, programmable drive
strength is not available.
Impedance matching is implemented using the capabilities of the output
driver and is subject to a certain degree of variation, depending on the
process, voltage and temperature. The actual tolerance is pending silicon
characterization.
Table 2–19. I/O Standards Supporting Series Termination
Note (1)
I/O Standards
Target RS (
Ω)VCCIO (V)
3.3-V LVTTL and LVCMOS
25 (2)
3.3
2.5-V LVTTL and LVCMOS
50 (2)
2.5
1.8-V LVTTL and LVCMOS
50 (2)
1.8
SSTL-2 class I
50 (2)
2.5
SSTL-18 class I
50 (2)
1.8
Notes to Table 2–19:
(1)
Supported conditions are VCCIO =VCCIO ±50 mV.
(2)
These RS values are nominal values. Actual impedance varies across process,
voltage, and temperature conditions.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn