Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HMT41GS6AFR8A-RD Datasheet(PDF) 6 Page - Hynix Semiconductor

Part # HMT41GS6AFR8A-RD
Description  DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb A-die
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HMT41GS6AFR8A-RD Datasheet(HTML) 6 Page - Hynix Semiconductor

Back Button HMT41GS6AFR8A-RD Datasheet HTML 2Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 3Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 4Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 5Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 6Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 7Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 8Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 9Page - Hynix Semiconductor HMT41GS6AFR8A-RD Datasheet HTML 10Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 56 page
background image
Rev. 1.1 / Aug. 2013
6
Input/Output Functional Descriptions
Symbol
Type
Polarity
Function
CK0/CK0
CK1/CK1
IN
Cross Point
The system clock inputs. All address and command lines are sampled on the cross point
of the rising edge of CK and falling edge of CK. A Delay Locked Loop (DLL) circuit is
driven from the clock inputs and output timing for read operations is synchronized to the
input clock.
CKE[1:0]
IN
Active
High
Activates the DDR3L SDRAM CK signal when high and deactivates the CK signal when
low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self
Refresh mode.
S[1:0]
IN
Active
Low
Enables the associated DDR3L SDRAM command decoder when low and disables the
command decoder when high. When the command decoder is disabled, new commands
are ignored but previous operations continue. Rank 0 is selected by S0; Rank 1 is
selected by S1.
ODT[1:0]
IN
Active
High
Asserts on-die termination for DQ, DM, DQS, and DQS signals if enabled via the DDR3L
SDRAM mode register.
RAS, CAS, WE
IN
Active
Low
When sampled at the cross point of the rising edge of CK, signals CAS, RAS, and WE
define the operation to be executed by the SDRAM.
VREFDQ
VREFCA
Supply
Reference voltage for SSTL15 inputs.
BA[2:0]
IN
Selects which SDRAM internal bank of eight is activated.
A[9:0],
A10/AP,
A11,
A12/BC
A[15:13]
IN
During a Bank Activate command cycle, defines the row address when sampled at the
cross point of the rising edge of CK and falling edge of CK. During a Read of Write com-
mand cycle, defines the column address when sampled at the cross point of the rising
edge of CK and falling edge of CK. In addition to the column address, AP is used to
invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high
autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is low,
autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction
with BA0-BAn to control which bank(s) to precharge. If AP is high, all banks will be pre-
charged regardless of the state of BA0-BAn inputs. If AP is low, then BA0-BAn are used
to define which bank to precharge. A12(BC) is samples during READ and WRITE com-
mands to determine if burst chop (on-the-fly) will be performed (HIGH, no burst chop:
LOW, burst chopped).
DQ[63:0]
I/O
Data Input/Output pins.
DM[7:0]
IN
Active
High
The data write masks, associated with one data byte. In Write mode, DM operates as a
byte mask by allowing input data to be written if it is low but blocks the write operation
if it is high. In Read mode, DM lines have no effect.
VDD, VDDSPD
VSS
Supply
Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
DQS[7:0],
DQS[7:0]
I/O
Cross Point
The data strobes, associated with one data byte, sourced with data transfers. In Write
mode, the data strobe is sourced by the controller and is centered in the data window.
In Read mode, the data strobe is sourced by the DDR3L SDRAMs and is sent at the lead-
ing edge of the data window. DQS signals are complements, and timing is relative to the
crosspoint of respective DQS and DQS.
SA[1:0]
IN
These signals are tied at the system planar to either VSS or VDDSPD to configure the
serial SPD EEPROM address range.


Similar Part No. - HMT41GS6AFR8A-RD

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HMT41GS6AFR8C HYNIX-HMT41GS6AFR8C Datasheet
1Mb / 55P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb A-die
HMT41GS6AFR8C-G7 HYNIX-HMT41GS6AFR8C-G7 Datasheet
1Mb / 55P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb A-die
HMT41GS6AFR8C-H9 HYNIX-HMT41GS6AFR8C-H9 Datasheet
1Mb / 55P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb A-die
HMT41GS6AFR8C-PB HYNIX-HMT41GS6AFR8C-PB Datasheet
1Mb / 55P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb A-die
HMT41GS6AFR8C-RD HYNIX-HMT41GS6AFR8C-RD Datasheet
1Mb / 55P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb A-die
More results

Similar Description - HMT41GS6AFR8A-RD

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HMT425S6MFR6A HYNIX-HMT425S6MFR6A Datasheet
1Mb / 53P
   DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb M-die
HMT451S6BFR8A HYNIX-HMT451S6BFR8A Datasheet
744Kb / 51P
   DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb B-die
HMT425S6AFR6C HYNIX-HMT425S6AFR6C Datasheet
1Mb / 55P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb A-die
HMT325S6EFR8A HYNIX-HMT325S6EFR8A Datasheet
1,022Kb / 50P
   DDR3L SDRAM Unbuffered SODIMMs Based on 2Gb E-die
HMT425U6AFR6A HYNIX-HMT425U6AFR6A Datasheet
1Mb / 60P
   DDR3L SDRAM Unbuffered DIMMs Based on 4Gb A-Die
HMT312S6DFR6A HYNIX-HMT312S6DFR6A Datasheet
938Kb / 48P
   DDR3L SDRAM Unbuffered SODIMMs Based on 2Gb D-die
HMT325S6CFR8A HYNIX-HMT325S6CFR8A Datasheet
1Mb / 50P
   DDR3L SDRAM Unbuffered SODIMMs Based on 2Gb C-die
HMT425S6MFR6C HYNIX-HMT425S6MFR6C Datasheet
1Mb / 52P
   DDR3 SDRAM Unbuffered SODIMMs Based on 4Gb M-die
HMT41GU6MFR8A HYNIX-HMT41GU6MFR8A Datasheet
1Mb / 52P
   DDR3L SDRAM Unbuffered DIMMs Based on 4Gb M-Die
HMT451U6DFR8A HYNIX-HMT451U6DFR8A Datasheet
802Kb / 57P
   DDR3L SDRAM Unbuffered DIMMs Based on 4Gb D-Die
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com