Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H5PS5162GFRS6C Datasheet(PDF) 26 Page - Hynix Semiconductor

Part # H5PS5162GFRS6C
Description  512Mb DDR2 SDRAM
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5PS5162GFRS6C Datasheet(HTML) 26 Page - Hynix Semiconductor

Back Button H5PS5162GFRS6C Datasheet HTML 22Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 23Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 24Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 25Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 26Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 27Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 28Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 29Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 30Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 64 page
background image
Rev.1.7 / Feb. 2013
26
H5PS5162GFR series
General notes, which may apply for all AC parameters
1. Slew Rate Measurement Levels
a. Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for single ended
signals.
For differential signals (e.g. DQS - DQS) output slew rate is measured between DQS - DQS = -500 mV and DQS -
DQS = +500mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.
b. Input slew rate for single ended signals is measured from dc-level to ac-level: from VIL(dc) to VIH(ac) for rising
edges and from VIH(dc) and VIL(ac) for falling edges.
For differential signals (e.g. CK - CK) slew rate for rising edges is measured from CK - CK = -250 mV to CK - CK =
+500 mV(250mV to -500 mV for falling egdes).
c. VID is the magnitude of the difference between the input voltage on CK and the input voltage on CK, or between
DQS and DQS for differential strobe.
2. DDR2 SDRAM AC timing reference load
The following figure represents the timing reference load used in defining the relevant timing parameters of the part.
It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual
load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing
reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a
coaxial transmission line terminated at the tester electronics).
The output timing reference voltage level for single ended signals is the crosspoint with VTT. The output timing refer-
ence voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. DQS)
signal.
3. DDR2 SDRAM output slew rate test load
Output slew rate is characterized under the test conditions as shown below.
4. Differential data strobe
DDR2 SDRAM pin timings are specified for either single ended mode or differential mode depending on the setting of
the EMRS “Enable DQS” mode bit; timing advantages of differential mode are realized in system design. The method
by which the DDR2 SDRAM pin timings are measured is mode dependent. In single
VDDQ
DUT
DQ
DQS
DQS
RDQS
RDQS
Output
VTT = VDDQ/2
25
Timing
reference
point
AC Timing Reference Load
VDDQ
DUT
DQ
DQS, DQS
RDQS, RDQS
Output
VTT = VDDQ/2
25
Test point
Slew Rate Test Load


Similar Part No. - H5PS5162GFRS6C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5PS5162FFR-16C HYNIX-H5PS5162FFR-16C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20C HYNIX-H5PS5162FFR-20C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20L HYNIX-H5PS5162FFR-20L Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-25C HYNIX-H5PS5162FFR-25C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
More results

Similar Description - H5PS5162GFRS6C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5PS12421AFP HYNIX-HY5PS12421AFP Datasheet
1Mb / 37P
   512Mb DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421F HYNIX-HY5PS12421F Datasheet
623Kb / 35P
   512Mb DDR2 SDRAM
HY5PS12421FP HYNIX-HY5PS12421FP Datasheet
622Kb / 35P
   512Mb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU64M8EE NANYA-NT5TU64M8EE Datasheet
3Mb / 96P
   DDR2 512Mb SDRAM
logo
Hynix Semiconductor
HY5PS12421F-E3 HYNIX-HY5PS12421F-E3 Datasheet
1Mb / 35P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3I HYNIX-HY5PS12421CFP-E3I Datasheet
618Kb / 38P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3 HYNIX-HY5PS12421CFP-E3 Datasheet
619Kb / 38P
   512Mb DDR2 SDRAM
H5PS5162FFR-E3 HYNIX-H5PS5162FFR-E3 Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421BFP-E3 HYNIX-HY5PS12421BFP-E3 Datasheet
628Kb / 38P
   512Mb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com