Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H5PS5162GFRS6C Datasheet(PDF) 40 Page - Hynix Semiconductor

Part # H5PS5162GFRS6C
Description  512Mb DDR2 SDRAM
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5PS5162GFRS6C Datasheet(HTML) 40 Page - Hynix Semiconductor

Back Button H5PS5162GFRS6C Datasheet HTML 36Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 37Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 38Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 39Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 40Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 41Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 42Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 43Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 44Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 64 page
background image
Rev.1.7 / Feb. 2013
40
H5PS5162GFR series
tnPARAM = RU {tPARAM / tCK (avg)}, which is in clock cycles, assuming all input clock jitter specifications
are satisfied.
For example, the device will support tnRP = RU {tRP / tCK (avg)}, which is in clock cycles, if all input clock
jitter specifications are met. This means: For DDR2-667 5-5-5, of which tRP = 15ns, the device will support
tnRP =RU {tRP / tCK (avg)} = 5, i.e. as long as the input clock jitter specifications are met, Precharge
command at Tm and Active command at Tm+5 is valid even if (Tm+5 - Tm) is less than 15ns due to input
clock jitter.
33. tDAL [nCK] = WR [nCK] + tnRP [nCK] = WR + RU {tRP [ps] / tCK (avg) [ps]}, where WR is the value
programmed in the mode register set.
34. New units, ‘tCK (avg)’ and ‘nCK’, are introduced in DDR2-667 and DDR2-800.
Unit ‘tCK (avg)’ represents the actual tCK (avg) of the input clock under operation.
Unit ‘nCK’, represents one clock cycle of the input clock, counting the actual clock edges.
Note that in DDR2-400 and DDR2-533, ‘tCK’, is used for both concepts.
ex) tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered
at Tm+2, even if (Tm+2 - Tm) is 2 x tCK (avg) + tERR(2per),min.
35. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as
'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter
specified is a random jitter meeting a Gaussian distribution.
Parameter
Symbol
DDR2-667
DDR2-800
Units
Notes
min
max
min
max
Clock period jitter
tJIT (per)
-125
125
-100
100
ps
35
Clock period jitter during DLL locking period
tJIT (per, lck)
-100
100
-80
80
ps
35
Cycle to cycle clock period jitter
tJIT (cc)
-250
250
-200
200
ps
35
Cycle to cycle clock period jitter during DLL
locking period
tJIT (cc, lck)
-200
200
-160
160
ps
35
Cumulative error across 2 cycles
tERR(2per)
-175
175
-150
150
ps
35
Cumulative error across 3 cycles
tERR(3per)
-225
225
-175
175
ps
35
Cumulative error across 4 cycles
tERR(4per)
-250
250
-200
200
ps
35
Cumulative error across 5 cycles
tERR(5per)
-250
250
-200
200
ps
35
Cumulative error across n cycles,
n=6...10, inclusive
tERR(6~10per)
-350
350
-300
300
ps
35
Cumulative error across n cycles,
n=11...50, inclusive
tERR(11~50per)
-450
450
-450
450
ps
35
Duty cycle jitter
tJIT (duty)
-125
125
-100
100
ps
35


Similar Part No. - H5PS5162GFRS6C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5PS5162FFR-16C HYNIX-H5PS5162FFR-16C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20C HYNIX-H5PS5162FFR-20C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20L HYNIX-H5PS5162FFR-20L Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-25C HYNIX-H5PS5162FFR-25C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
More results

Similar Description - H5PS5162GFRS6C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5PS12421AFP HYNIX-HY5PS12421AFP Datasheet
1Mb / 37P
   512Mb DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421F HYNIX-HY5PS12421F Datasheet
623Kb / 35P
   512Mb DDR2 SDRAM
HY5PS12421FP HYNIX-HY5PS12421FP Datasheet
622Kb / 35P
   512Mb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU64M8EE NANYA-NT5TU64M8EE Datasheet
3Mb / 96P
   DDR2 512Mb SDRAM
logo
Hynix Semiconductor
HY5PS12421F-E3 HYNIX-HY5PS12421F-E3 Datasheet
1Mb / 35P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3I HYNIX-HY5PS12421CFP-E3I Datasheet
618Kb / 38P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3 HYNIX-HY5PS12421CFP-E3 Datasheet
619Kb / 38P
   512Mb DDR2 SDRAM
H5PS5162FFR-E3 HYNIX-H5PS5162FFR-E3 Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421BFP-E3 HYNIX-HY5PS12421BFP-E3 Datasheet
628Kb / 38P
   512Mb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com