Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H5PS5162GFRS6C Datasheet(PDF) 58 Page - Hynix Semiconductor

Part # H5PS5162GFRS6C
Description  512Mb DDR2 SDRAM
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5PS5162GFRS6C Datasheet(HTML) 58 Page - Hynix Semiconductor

Back Button H5PS5162GFRS6C Datasheet HTML 54Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 55Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 56Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 57Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 58Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 59Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 60Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 61Page - Hynix Semiconductor H5PS5162GFRS6C Datasheet HTML 62Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 64 page
background image
Rev.1.7 / Feb. 2013
58
H5PS5162GFR series
17. Input waveform timing tDS with differential data strobe enabled MR[bit10]=0, is referenced from the input signal
crossing at the VIH(ac) level to the differential data strobe crosspoint for a rising signal, and from the input signal
crossing at the VIL(ac) level to the differential data strobe crosspoint for a falling signal applied to the device under
test. DQS, DQS signals must be monotonic between Vil(dc)max and Vih(dc)min.
18. Input waveform timing tDH with differential data strobe enabled MR[bit10]=0, is referenced from the differential
data strobe crosspoint to the input signal crossing at the VIH(dc) level for a falling signal and from the differential data
strobe crosspoint to the input signal crossing at the VIL(dc) level for a rising signal applied to the device under test.
DQS, DQS signals must be monotonic between Vil(dc)max and Vih(dc)min.
19. Input waveform timing is referenced from the input signal crossing at the VIH(ac) level for a rising signal and
VIL(ac) for a falling signal applied to the device under test.
20. Input waveform timing is referenced from the input signal crossing at the VIL(dc) level for a rising signal and
VIH(dc) for a falling signal applied to the device under test.
21. tWTR is at lease two clocks (2 x nCK) independent of operation frequency.
22. tCKEmin of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain
at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition,
CKE may not transition from its valid level during the time period of tIS + 2* tCK + tIH.
23. If tDS or tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid
READ can be executed.
DQS
VDDQ
VIH(ac)min
VIH(dc)min
tDH
tDS
DQS
VREF(dc)
VSS
VIL(dc)max
VIL(ac)max
tDH
tDS
Differential Input waveform timing


Similar Part No. - H5PS5162GFRS6C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5PS5162FFR-16C HYNIX-H5PS5162FFR-16C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20C HYNIX-H5PS5162FFR-20C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-20L HYNIX-H5PS5162FFR-20L Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-25C HYNIX-H5PS5162FFR-25C Datasheet
1Mb / 81P
   512Mb(32Mx16) DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
More results

Similar Description - H5PS5162GFRS6C

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5PS12421AFP HYNIX-HY5PS12421AFP Datasheet
1Mb / 37P
   512Mb DDR2 SDRAM
H5PS5162FFR-C HYNIX-H5PS5162FFR-C Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421F HYNIX-HY5PS12421F Datasheet
623Kb / 35P
   512Mb DDR2 SDRAM
HY5PS12421FP HYNIX-HY5PS12421FP Datasheet
622Kb / 35P
   512Mb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU64M8EE NANYA-NT5TU64M8EE Datasheet
3Mb / 96P
   DDR2 512Mb SDRAM
logo
Hynix Semiconductor
HY5PS12421F-E3 HYNIX-HY5PS12421F-E3 Datasheet
1Mb / 35P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3I HYNIX-HY5PS12421CFP-E3I Datasheet
618Kb / 38P
   512Mb DDR2 SDRAM
HY5PS12421CFP-E3 HYNIX-HY5PS12421CFP-E3 Datasheet
619Kb / 38P
   512Mb DDR2 SDRAM
H5PS5162FFR-E3 HYNIX-H5PS5162FFR-E3 Datasheet
530Kb / 39P
   512Mb DDR2 SDRAM
HY5PS12421BFP-E3 HYNIX-HY5PS12421BFP-E3 Datasheet
628Kb / 38P
   512Mb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com