Electronic Components Datasheet Search |
|
EP1SGX40DF1020I7ES Datasheet(PDF) 61 Page - Altera Corporation |
|
EP1SGX40DF1020I7ES Datasheet(HTML) 61 Page - Altera Corporation |
61 / 272 page Altera Corporation 3–11 August 2005 Stratix GX Device Handbook, Volume 1 Source-Synchronous Signaling With DPA Figure 3–9. Fast PLL Clocks & Data Input Protocols, Training Pattern & DPA Lock Time The dynamic phase aligner uses a fast PLL for clock multiplication, and the dynamic phase selector for the phase detection and alignment. The dynamic phase aligner uses the high-speed clock out of the dynamic phase selector to deserialize high-speed data and the receiver's source synchronous operations. At each rising edge of the clock, the dynamic phase selector determines the phase difference between the clock and the data and automatically compensates for the phase difference between the data and clock. Clock A Data input Clock B Clock C Clock D Clock C' Clock D' Clock A' Clock B' D0 D1 D2 D3 D4 D5 D n |
Similar Part No. - EP1SGX40DF1020I7ES |
|
Similar Description - EP1SGX40DF1020I7ES |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |