Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP1SGX40DF1020I7ES Datasheet(PDF) 68 Page - Altera Corporation

Part # EP1SGX40DF1020I7ES
Description  Section I. Stratix GX Device Family Data Sheet
Download  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1SGX40DF1020I7ES Datasheet(HTML) 68 Page - Altera Corporation

Back Button EP1SGX40DF1020I7ES Datasheet HTML 64Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 65Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 66Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 67Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 68Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 69Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 70Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 71Page - Altera Corporation EP1SGX40DF1020I7ES Datasheet HTML 72Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 272 page
background image
4–2
Altera Corporation
Stratix GX Device Handbook, Volume 1
February 2005
Logic Array Blocks
M4K RAM blocks, or DSP blocks from the left and right can also drive an
LAB’s local interconnect through the direct link connection. The direct
link connection feature minimizes the use of row and column
interconnects, providing higher performance and flexibility. Each LE can
drive 30 other LEs through fast local and direct link interconnects.
Figure 4–2 shows the direct link connection.
Figure 4–2. Direct Link Connection
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include two clocks, two clock enables, two
asynchronous clears, synchronous clear, asynchronous preset/load,
synchronous load, and add/subtract control signals. This gives a
maximum of 10 control signals at a time. Although synchronous load and
clear signals are generally used when implementing counters, they can
also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB’s
clock and clock enable signals are linked. For example, any LE in a
particular LAB using the labclk1 signal also uses labclkena1. If the
LAB uses both the rising and falling edges of a clock, it also uses both
LAB-wide clock signals. De-asserting the clock enable signal turns off the
LAB-wide clock.
LAB
Direct link
interconnect
to right
Direct link interconnect from
right LAB, TriMatrix memory
block, DSP block, or IOE output
Direct link interconnect from
left LAB, TriMatrix memory
block, DSP block, or IOE output
Local
Interconnect
Direct link
interconnect
to left


Similar Part No. - EP1SGX40DF1020I7ES

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1SGX40D ALTERA-EP1SGX40D Datasheet
1Mb / 262P
   StratixGX FPGA Family
More results

Similar Description - EP1SGX40DF1020I7ES

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1SGX10DF672C6 ALTERA-EP1SGX10DF672C6 Datasheet
2Mb / 272P
   Section I. Stratix GX Device Family Data Sheet
EP2SGX30CF780C5N ALTERA-EP2SGX30CF780C5N Datasheet
1Mb / 316P
   Section I. Stratix II GX Device Data Sheet
EP2SGX130GF1508C4 ALTERA-EP2SGX130GF1508C4 Datasheet
1Mb / 316P
   Section I. Stratix II GX Device Data Sheet
EP2SGX130GF1508C3N ALTERA-EP2SGX130GF1508C3N Datasheet
1Mb / 316P
   Section I. Stratix II GX Device Data Sheet
EP2S90F1020C4 ALTERA-EP2S90F1020C4 Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2S180F1508I4 ALTERA-EP2S180F1508I4 Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2S90F1020I4N ALTERA-EP2S90F1020I4N Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP2S30F484C4N ALTERA-EP2S30F484C4N Datasheet
2Mb / 238P
   Section I. Stratix II Device Family Data Sheet
EP1AGX ALTERA-EP1AGX Datasheet
3Mb / 234P
   Section I. Arria GX Device Data Sheet
EP2SGX60EF1152C3 ALTERA-EP2SGX60EF1152C3 Datasheet
3Mb / 326P
   Stratix II GX Device Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com