Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD7650 Datasheet(PDF) 4 Page - Analog Devices

Part # AD7650
Description  16-Bit, 1 MSPS CMOS ADC
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7650 Datasheet(HTML) 4 Page - Analog Devices

  AD7650 Datasheet HTML 1Page - Analog Devices AD7650 Datasheet HTML 2Page - Analog Devices AD7650 Datasheet HTML 3Page - Analog Devices AD7650 Datasheet HTML 4Page - Analog Devices AD7650 Datasheet HTML 5Page - Analog Devices AD7650 Datasheet HTML 6Page - Analog Devices AD7650 Datasheet HTML 7Page - Analog Devices AD7650 Datasheet HTML 8Page - Analog Devices AD7650 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
AD7671
–4–
TIMING SPECIFICATIONS (continued)
Parameter
Symbol
Min
Typ
Max
Unit
Refer to Figures 13, 14, 15, and 16 (Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
0.75/1/1.25
ms
(Warp Mode/Normal Mode/Impulse Mode)
DATA Valid to BUSY LOW Delay
t11
20
ns
Bus Access Request to DATA Valid
t12
40
ns
Bus Relinquish Time
t13
515
ns
Refer to Figures 17 and 18 (Master Serial Interface Modes)
2
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay (Read during Convert)
t17
25/275/525
ns
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
3
t18
4ns
Internal SCLK Period
3
t19
25
40
ns
Internal SCLK HIGH
3
t20
15
ns
Internal SCLK LOW
3
t21
9.5
ns
SDOUT Valid Setup Time
3
t22
4.5
ns
SDOUT Valid Hold Time
3
t23
2ns
SCLK Last Edge to SYNC Delay
3
t24
3
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert
3
t28
See Table II
ms
CNVST LOW to SYNC Asserted Delay
t29
0.75/1/1.25
ms
(Warp Mode/Normal Mode/Impulse Mode)
Master Serial Read after Convert
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to Figures 19 and 21 (Slave Serial Interface Modes)
External SCLK Setup Time
t31
5ns
External SCLK Active Edge to SDOUT Delay
t32
316
ns
SDIN Setup Time
t33
5ns
SDIN Hold Time
t34
5ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
NOTES
1In Warp Mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.
2In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L of 10 pF; otherwise, the load is 60 pF maximum.
3In Serial Master Read during Convert Mode. See Table II for Master Read after Convert Mode.
Specifications subject to change without notice.
Table II. Serial Clock Timings in Master Read after Convert
DIVSCLK[1]
0011
DIVSCLK[0]
0101
Unit
SYNC to SCLK First Edge Delay Minimum
t18
420
2020
ns
Internal SCLK Period Minimum
t19
25
50
100
200
ns
Internal SCLK Period Maximum
t19
40
70
140
280
ns
Internal SCLK HIGH Minimum
t20
15
25
50
100
ns
Internal SCLK LOW Minimum
t21
924
4999
ns
SDOUT Valid Setup Time Minimum
t22
4.5
22
22
22
ns
SDOUT Valid Hold Time Minimum
t23
2430
89
ns
SCLK Last Edge to SYNC Delay Minimum
t24
360
140
300
ns
BUSY HIGH Width Maximum (Warp)
t28
1.5
2
3
5.25
ms
BUSY HIGH Width Maximum (Normal)
t28
1.75
2.25
3.25
5.5
ms
BUSY HIGH Width Maximum (Impulse)
t28
2
2.5
3.5
5.75
ms
Specifications subject to change without notice.
REV. C


Similar Part No. - AD7650

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7650 AD-AD7650 Datasheet
336Kb / 23P
   16-Bit 1 MSPS SAR Unipolar ADC with Ref
REV. PrA
AD7650 AD-AD7650 Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7650 AD-AD7650 Datasheet
818Kb / 32P
   16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. 0
AD7650 AD-AD7650 Datasheet
426Kb / 24P
   16-Bit, 250 kSPS CMOS ADC
REV. B
AD7650 AD-AD7650 Datasheet
820Kb / 32P
   16-Bit, 250 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. 0
More results

Similar Description - AD7650

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7671 AD-AD7671_15 Datasheet
675Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. C
AD7671 AD-AD7671 Datasheet
590Kb / 25P
   16-Bit, 1 MSPS CMOS ADC
AD7671ASTRL AD-AD7671ASTRL Datasheet
335Kb / 24P
   16-Bit, 1 MSPS CMOS ADC
REV. B
AD7490 AD-AD7490_17 Datasheet
748Kb / 29P
   16-Channel, 1 MSPS, 12-Bit ADC
AD7723BSZ AD-AD7723BSZ Datasheet
751Kb / 32P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
REV. C
AD7723 AD-AD7723 Datasheet
435Kb / 23P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
REV. 0
AD7723 AD-AD7723_15 Datasheet
751Kb / 32P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
REV. C
AD7723 AD-AD7723_17 Datasheet
548Kb / 33P
   16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC
AD7677 AD-AD7677_17 Datasheet
380Kb / 21P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
AD7677 AD-AD7677 Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com