Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-21061LKB-160 Datasheet(PDF) 10 Page - Analog Devices

Part # ADSP-21061LKB-160
Description  Commercial Grade SHARC DSP Microcomputer
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21061LKB-160 Datasheet(HTML) 10 Page - Analog Devices

Back Button ADSP-21061LKB-160 Datasheet HTML 6Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 7Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 8Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 9Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 10Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 11Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 12Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 13Page - Analog Devices ADSP-21061LKB-160 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 52 page
background image
Rev. D | Page 10 of 52 | May 2013
ADSP-21061/ADSP-21061L
ACK
I/O/S
Memory Acknowledge.
External devices can deassert ACK (low) to add wait states to an external memory
access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an
external memory access. The ADSP-21061 deasserts ACK as an output to add wait states to a synchronous
access of its internal memory. In a multiprocessing system, a slave ADSP-21061 deasserts the bus master’s
ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its
ACK pin that maintains the input at the level to which it was last driven.
SBTS
I/S
Suspend Bus Three-State.
External devices can assert SBTS (low) to place the external bus address, data,
selects, and strobes in a high impedance state for the following cycle. If the ADSP-21061 attempts to access
external memory while SBTS is asserted, the processor halts and the memory access is not complete until
SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21061 deadlock, or used
with a DRAM controller.
IRQ2–0
I/A
Interrupt Request Lines.
May be either edge-triggered or level-sensitive.
FLAG3–0
I/O/A
Flag Pins.
Each is configured via control bits as either an input or output. As an input, they can be tested as
a condition. As an output, they can be used to signal external peripherals.
TIMEXP
O
Timer Expired.
Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR
I/A
Host Bus Request.
This pin must be asserted by a host processor to request control of the ADSP-21061’s
external bus. When HBR is asserted in a multiprocessing system, the ADSP-21061 that is bus master will
relinquish the bus and assert HBG. To relinquish the bus, the ADSP-21061 places the address, data, select,
and strobe lines in a high impedance state. HBR has priority over all ADSP-21061 bus requests BR6–1 in a
multiprocessing system.
HBG
I/O
Host Bus Grant.
Acknowledges a bus request, indicating that the host processor may take control of the
externalbus.HBGisasserted(heldlow)bytheADSP-21061untilHBR isreleased.Inamultiprocessingsystem,
HBG is output by the ADSP-21061 bus master and is monitored by all others.
CS
I/A
Chip Select.
Asserted by host processor to select the ADSP-21061.
REDY
O (O/D)
Host Bus Acknowledge.
TheADSP-21061deassertsREDY(low)toaddwaitstatestoanasynchronousaccess
of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be
programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if
the CS and HBR inputs are asserted.
DMAR2–1
I/A
DMA Request 1
(DMA Channel 7) and DMA Request 2 (DMA Channel 6).
DMAG2–1
O/T
DMA Grant 1
(DMA Channel 7) and DMA Grant 2 (DMA Channel 6).
BR6–1
I/O/S
Multiprocessing Bus Requests.
Used by multiprocessing ADSP-21061 processors to arbitrate for bus
mastership. An ADSP-21061 only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and
monitors all others. In a multiprocessor system with less than six ADSP-21061s, the unused BRx pins should
be pulled high; the processor’s own BRx line must not be pulled high or low because it is an output.
ID2–0
O (O/D)
Multiprocessing ID.
Determines which multiprocessing bus request (BR1– BR6) is used by ADSP-21061.
ID = 001 corresponds to BR1, ID = 010 corresponds to BR2, etc., ID = 000 in single-processor systems. These
lines are a system configuration selection which should be hardwired or changed at reset only.
RPBA
I/S
Rotating Priority Bus Arbitration Select.
When RPBA is high, rotating priority for multiprocessor bus
arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration
selection which must be set to the same value on every ADSP-21061. If the value of RPBA is changed during
system operation, it must be changed in the same CLKIN cycle on every ADSP-21061.
CPA
I/O (O/D)
Core Priority Access.
AssertingitsCPApinallows the coreprocessor of anADSP-21061bus slaveto interrupt
background DMA transfers and gain access to the external bus. CPA is an open-drain output that is
connected to all ADSP-21061s in the system. The CPA pin has an internal 5 k pull-up resistor. If core access
priority is not required in a system, the CPA pin should be left unconnected.
DTx
O
Data Transmit (Serial Ports 0, 1).
Each DT pin has a 50 k internal pull-up resistor.
DRx
I
Data Receive (Serial Ports 0, 1).
Each DR pin has a 50 k internal pull-up resistor.
TCLKx
I/O
Transmit Clock (Serial Ports 0, 1).
Each TCLK pin has a 50 k internal pull-up resistor.
RCLKx
I/O
Receive Clock (Serial Ports 0, 1).
Each RCLK pin has a 50 k internal pull-up resistor.
Table 2. Pin Descriptions (Continued)
Pin
Type
Function
A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain,
T = Three-State (when SBTS is asserted, or when the ADSP-21061 is a bus slave)


Similar Part No. - ADSP-21061LKB-160

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-21061LKB-160 AD-ADSP-21061LKB-160 Datasheet
366Kb / 47P
   DSP Microcomputer Family
REV. B
More results

Similar Description - ADSP-21061LKB-160

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-21061 AD-ADSP-21061_15 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
Rev. D
ADSP-21061L AD-ADSP-21061L_15 Datasheet
870Kb / 52P
   Commercial Grade SHARC DSP Microcomputer
Rev. D
ADSP-21060LCW-133 AD-ADSP-21060LCW-133 Datasheet
479Kb / 48P
   ADSP-21060 Industrial SHARC DSP Microcomputer Family
REV. B
ADSP-21060C AD-ADSP-21060C Datasheet
478Kb / 48P
   ADSP-21060 Industrial SHARC DSP Microcomputer Family
REV. B
AD14160 AD-AD14160 Datasheet
1Mb / 52P
   Quad-SHARC DSP Multiprocessor Family
REV. A
ADSP-2185L AD-ADSP-2185L Datasheet
223Kb / 31P
   DSP Microcomputer
ADSP-2186M AD-ADSP-2186M Datasheet
288Kb / 40P
   DSP Microcomputer
REV. 0
ADSP-2183 AD-ADSP-2183 Datasheet
252Kb / 31P
   DSP Microcomputer
REV. C
ADSP-2184 AD-ADSP-2184 Datasheet
213Kb / 31P
   DSP Microcomputer
REV. 0
ADSP-2184L AD-ADSP-2184L Datasheet
216Kb / 31P
   DSP Microcomputer
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com