40-Channel, 14-Bit, Parallel and

Serial Input, Bipolar Voltage-Output DAC

AD5379

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

©2004–2009 Analog Devices, Inc. All rights reserved.

FEATURES

40-channel DAC in 13 mm × 13 mm 108-lead CSPBGA

Guaranteed monotonic to 14 bits

Buffered voltage outputs

Maximum output voltage span of 17.5 V

System calibration function allowing user-programmable

offset and gain

Pseudo differential outputs relative to REFGND

Clear function to user-defined REFGND (CLR pin)

Simultaneous update of DAC outputs (LDAC pin)

DAC increment/decrement mode

Channel grouping and addressing features

Interface options:

Parallel interface

DSP/microcontroller-compatible, 3-wire serial interface

2.5 V to 5.5 V JEDEC-compliant digital levels

SDO daisy-chaining option

Power-on reset

Digital reset (RESET pin and soft reset function)

APPLICATIONS

Level setting in automatic test equipment (ATE)

Variable optical attenuators (VOA)

Optical switches

Industrial control systems

FUNCTIONAL BLOCK DIAGRAM

AGND

RESET

POWER-ON

RESET

DGND

LDAC

VBIAS

DAC 0–1

DAC

REG

0–1

DAC

REG

2

DAC

REG

7

DAC

REG

8–9

INPUT

REG

0–1

INPUT

REG

2

INPUT

REG

7

INPUT

REG

8–9

DAC 2

DAC 7

DAC 8–9

AD5379

DCEN/WR

SYNC/CS

REG0

REG1

DB13

SCLK/DB12

DIN/DB11

DB0

A7

A0

SER/PAR

DIN

SCLK

SDO

FIFOEN

REFGND B1

REFGND B2

REFGND C1

REFGND C2

REFGND D1

REFGND D2

BUSY

CLR

VOUT0

VOUT1

VOUT2

VOUT3

VOUT4

VOUT5

VOUT6

VOUT7

VOUT8

VOUT9

VOUT10

VOUT39

×4

m REG0–1

c REG0–1

m REG2

c REG2

m REG7

c REG7

m REG8–9

c REG8–9

Figure 1.

AD5379—Protected by U.S. Patent No. 5,969,657

.