Electronic Components Datasheet Search
Selected language     English  ▼

Delete All
ON OFF

Advanced Search

              





MCP47X6A5-E Datasheet(PDF) 5 Page - Microchip Technology

Part No. MCP47X6A5-E
Description  8-/10-/12-Bit Voltage Output Digital-to-Analog Converter
Download  86 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICROCHIP [Microchip Technology]
Homepage  http://www.microchip.com
Logo 

 
 5 page
background image
© 2011-2012 Microchip Technology Inc.
DS22272C-page 5
MCP4706/4716/4726
Output Amplifier
Minimum Output
Voltage
VOUT(MIN)
0.01
V
Output Amplifier’s minimum drive
Maximum Output
Voltage
VOUT(MAX)
—VDD
0.04
V
Output Amplifier’s maximum drive
Phase Margin
PM
66
Degree
(°)
CL = 400 pF, RL = ∞
Slew Rate
SR
0.55
V/µs
Short Circuit Current
ISC
715
24
mA
Settling Time
tSETTLING
—6—
µs
Note 3
Power-Down Output
Disable Time Delay
TPDD
1
µs
PD1:PD0 = 00 -> 11, ‘10’, or ‘01’
started from falling edge SCL at end of
ACK bit.
VOUT = VOUT - 10 mV. VOUT not
connected.
Power-Down Output
Enable Time Delay
TPDE
10.5
µs
PD1:PD0 = 11, ‘10’, or ‘01’ -> “00”
started from falling edge SCL at end of
ACK bit.
Volatile DAC Register = FFh,
VOUT =10mV. VOUT not connected.
External Reference (VREF) (Note 1)
Input Range
VREF
0.04
VDD -
0.04
V
Buffered mode
0—
VDD
V
Unbuffered mode
Input Impedance
RVREF
210
k
Ω
Unbuffered mode
Input Capacitance
C_REF
29
pF
Unbuffered mode
-3 dB Bandwidth
86.5
kHz
VREF = 2.048V ± 0.1V,
VREF1:VREF0 = 10, G = 0
—67.7—
kHz
VREF = 2.048V ± 0.1V,
VREF1:VREF0 = 10, G = 1
Total Harmonic
Distortion
THD
-73
dB
VREF = 2.048V ± 0.1V,
VREF1:VREF0 = 10, G = 0,
Frequency = 1 kHz
Dynamic Performance (Note 1)
Major Code Transition
Glitch
45
nV-s
1 LSb change around major carry
(800h to 7FFh)
Digital Feedthrough
<10
nV-s
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Specifications: Unless otherwise indicated, VDD = 2.7V to 5.5V, VSS = 0V, RL = 5 kΩ from VOUT to GND, CL = 100 pF,
TA = -40°C to +125°C. Typical values at +25°C.
Parameters
Symbol
Min
Typical
Max
Units
Conditions
Note
1:
This parameter is ensured by design and is not 100% tested.
2:
This Gain error does not include Offset error. See Section 1.0 “Electrical Characteristics” for more details in plots.
3:
Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
4:
The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of VDD
over time.
5:
This parameter is ensured by characterization, and not 100% tested.
6:
The PD1:PD0 = 10, and ‘11’ configurations should have the same current.
7:
VDD = VREF = 5.5V.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl