Electronic Components Datasheet Search |
|
TPS72616KTTTG3 Datasheet(PDF) 2 Page - Texas Instruments |
|
TPS72616KTTTG3 Datasheet(HTML) 2 Page - Texas Instruments |
2 / 23 page TPS726126 TPS72615, TPS72616 TPS72618, TPS72625 SLVS403H – MAY 2002 – REVISED JUNE 2010 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ORDERING INFORMATION(1) PRODUCT VOUT TPS726xx xyyy z XXX is nominal output voltage (for example, 126 = 1.26V, 15 = 1.5V). YYY is package designator. Z is package quantity. (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range unless otherwise noted (1) UNIT Input voltage, VI (2) –0.3 to 7 V Voltage range at EN –0.3 to VI + 0.3 V Voltage on RESET VIN + 0.3 V Voltage on OUT 6 V ESD rating, HBM 2 kV Continuous total power dissipation See Dissipation Rating Table Operating junction temperature range, TJ –50 to 150 °C Maximum junction temperature range, TJ 150 °C Storage temperature, Tstg –65 to 150 °C (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltage values are with respect to network ground terminal. PACKAGE DISSIPATION RATINGS PACKAGE BOARD RqJC RqJA DDPAK High K(1) 2 °C/W 23 °C/W SOT223 Low K(2) 15 °C/W 53 °C/W (1) The JEDEC high K (2s2p) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board. (2) The JEDEC low K (1s) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), two-layer board with 2 ounce copper traces on top of the board. 2 Submit Documentation Feedback Copyright © 2002–2010, Texas Instruments Incorporated Product Folder Link(s): TPS726126 TPS72615 TPS72616 TPS72618 TPS72625 |
Similar Part No. - TPS72616KTTTG3 |
|
Similar Description - TPS72616KTTTG3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |