Electronic Components Datasheet Search |
|
APL5316-12BI-TRG Datasheet(PDF) 10 Page - Anpec Electronics Coropration |
|
APL5316-12BI-TRG Datasheet(HTML) 10 Page - Anpec Electronics Coropration |
10 / 16 page Copyright © ANPEC Electronics Corp. Rev. A.3 - Jun, 2011 APL5316 www.anpec.com.tw 10 Application Information Input Capacitor The APL5316 needs a proper output capacitor to main- tain circuit stability and improve transient response over temperature and current. In order to insure the circuit stability, the proper output capacitor value should be larger than 2.2 µF. With X5R and X7R dielectrics, 2.2µF is suffi- cient at all operating temperatures. Large output capaci- tor value can reduce noise and improve load-transient response and PSRR, however, it also affects power on issue. Equation (1) shows the relationship between the maximum C OUT value and VOUT. Where the unit of C OUT is µF and VOUT is V. Figure 1 shows the curve of maximum output capacitor over the output voltage. The output voltage range is from 0.8 to 5.5V and the output capacitor value should be under the line. Out- put capacitors must be placed at the load and ground pin as close as possible and the impedance of the layout must be minimized. Output voltage (V) Figure 1 The APL5316 maximum power dissipation depends on the thermal resistance and temperature difference between the die junction and ambient air. The power dis- sipation P D across the device is: P D = (TJ - TA) / θJA where (T J-TA) is the temperature difference between the junction and ambient air. θ JA is the thermal resistance between Junction and ambient air. Assuming the T A=25 oC and maximum T J=160 oC (typical thermal limit threshold), the maximum power dissipation is calcu- lated as: P D(max)=(160-25)/240 = 0.56(W) For normal operation, do not exceed the maximum junc- tion temperature rating of T J = 125 oC. The calculated power dissipation should be less than: P D =(125-25)/240 = 0.41(W) The GND provides an electrical connection to ground and channels heat away. Connect the GND to ground by using a large pad or ground plane. Figure 2 illustrates the layout. Below is a checklist for your layout: 1. Please place the input capacitors close to the VIN. 2. Ceramic capacitors for load must be placed near the load as close as possible. 3. To place APL5316 and output capacitors near the load is good for performance. 4. Large current paths, the bold lines in figure 2, must have wide tracks. The APL5316 requires proper input capacitors to supply surge current during stepping load transients to prevent the input rail from dropping. Because the parasitic induc- tor from the voltage sources or other bulk capacitors to the VIN limits the slew rate of the surge current, it is recommeded to place the Input capacitors near VIN as close as possible. Input capacitors should be larger than 1 µF and a minimum ceramic capacitor of 1µF is necessary. ) 1 .( .......... .......... .......... V 6 - 31 C OUT OUT(max) = 22 25 28 31 0 1 2 3 4 5 6 Output Capacitor Operation Region and Power dissipation Layout Consideration |
Similar Part No. - APL5316-12BI-TRG |
|
Similar Description - APL5316-12BI-TRG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |