Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD7575SQ Datasheet(PDF) 5 Page - Analog Devices

Part # AD7575SQ
Description  LC2MOS 5ums 8-Bit ADC with Track/Hold
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7575SQ Datasheet(HTML) 5 Page - Analog Devices

  AD7575SQ Datasheet HTML 1Page - Analog Devices AD7575SQ Datasheet HTML 2Page - Analog Devices AD7575SQ Datasheet HTML 3Page - Analog Devices AD7575SQ Datasheet HTML 4Page - Analog Devices AD7575SQ Datasheet HTML 5Page - Analog Devices AD7575SQ Datasheet HTML 6Page - Analog Devices AD7575SQ Datasheet HTML 7Page - Analog Devices AD7575SQ Datasheet HTML 8Page - Analog Devices AD7575SQ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
AD7575
–5–
REV. B
TIMING AND CONTROL OF THE AD7575
The two logic inputs on the AD7575,
CS and RD, control both
the starting of conversion and the reading of data from the part.
A conversion is initiated by bringing both of these control inputs
LOW. Two interface options then exist for reading the output
data from the AD7575. These are the Slow Memory Interface
and ROM Interface, their operation is outlined below. It should
be noted that the TP pin of the AD7575 must be hard-wired
HIGH to ensure correct operation of the part. This pin is used
in testing the device and should not be used as a feedthrough pin
in double-sided printed circuit boards.
SLOW MEMORY INTERFACE
The first interface option is intended for use with microproces-
sors that can be forced into a WAIT STATE for at least 5
µs.
The microprocessor (such as the 8085A) starts a conversion and
is halted until the result of the conversion is read from the con-
verter. Conversion is initiated by executing a memory READ to
the AD7575 address, bringing
CS and RD LOW. BUSY subse-
quently goes LOW (forcing the microprocessor READY input
LOW), placing the processor into a WAIT state. The input
signal, which had been tracked by the analog input, is held on
the third falling clock edge of the input clock after
CS and RD
have gone LOW (see Figure 12). The AD7575 then performs a
conversion on this acquired input signal value. When the con-
version is complete (
BUSY goes HIGH), the processor com-
pletes the memory READ and acquires the newly converted
data. The timing diagram for this interface is shown in Figure 3.
ADDRESS
DECODE
ADDRESS
LATCH
AD7575*
TP
CS
RD
BUSY
DB0–DB7
ADDRESS BUS
DATA BUS
+5V
A8–A15
S0
ALE
AD0–AD7
READY
8085A–2
*LINEAR CIRCUITRY OMITTED FOR CLARITY
SO = 0 FOR READ CYCLES
Figure 4. AD7575 to 8085A-2 Slow Memory Interface
The major advantage of this interface is that it allows the micro-
processor to start conversion, WAIT, and then READ data with
a single READ instruction. The fast conversion time of the
AD7575 ensures that the microprocessor is not placed in a
WAIT state for an excessive amount of time.
Faster versions of many processors, including the 8085A-2, test
the condition of the READY input very soon after the start of
an instruction cycle. Therefore,
BUSY of the AD7575 must go
LOW very early in the cycle for the READY input to be effec-
tive in forcing the processor into a WAIT state. When using the
8085A-2, the processor S0 status signal provides the earliest
possible indication that a READ operation is about to occur.
Hence, S0 (which is LOW for a READ cycle) provides the
READ signal to the AD7575. The connection diagram for the
AD7575 to 8085A-2 Slow Memory interface is shown in
Figure 4.
ROM INTERFACE
The alternative interface option on the AD7575 avoids placing
the microprocessor into a WAIT state. In this interface, a con-
version is started with the first READ instruction, and the sec-
ond READ instruction accesses the data and starts a second
conversion. The timing diagram for this interface is shown in
Figure 5. It is possible to avoid starting another conversion on
the second READ (see below).
Conversion is initiated by executing a memory READ instruc-
tion to the AD7575 address, causing
CS and RD to go LOW.
Data is also obtained from the AD7575 during this instruction.
This is old data and may be disregarded if not required.
BUSY
goes LOW, indicating that conversion is in progress, and re-
turns HIGH when conversion is complete. Once again, the
input signal is held on the third falling edge of the input clock
after
CS and RD have gone LOW.
The
BUSY line may be used to generate an interrupt to the
microprocessor or monitored to indicate that conversion is
complete. The processor then reads the newly-converted data.
Alternatively, the delay between the convert start (first READ
instruction) and the data READ (second READ instruction)
must be at least as great as the AD7575 conversion time. For
the AD7575 to operate correctly in the ROM interface mode,
CS and RD should not go LOW before BUSY returns HIGH.
Normally, the second READ instruction starts another conver-
sion as well as accessing the output data. However, if
CS and
RD are brought LOW within one external clock period of
BUSY going HIGH, a second conversion does not occur.
t5
t1
t2
t6
t7
tCONV
HIGH IMPEDANCE
BUS
NEW
DATA
OLD DATA
HIGH IMPEDANCE
BUS
CS
RD
BUSY
DATA
t3
Figure 3. Slow Memory Interface Timing Diagram


Similar Part No. - AD7575SQ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7575SQ AD-AD7575SQ Datasheet
146Kb / 12P
   LC2MOS 5 us 8-Bit ADC with Track/Hold
REV. B
AD7575SQ AD-AD7575SQ Datasheet
137Kb / 12P
   LC2MOS 5ms 8-Bit ADC with Track/Hold
REV. B
More results

Similar Description - AD7575SQ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7575SE AD-AD7575SE Datasheet
137Kb / 12P
   LC2MOS 5ms 8-Bit ADC with Track/Hold
REV. B
AD7575 AD-AD7575 Datasheet
146Kb / 12P
   LC2MOS 5 us 8-Bit ADC with Track/Hold
REV. B
AD7575 AD-AD7575_17 Datasheet
181Kb / 13P
   8-Bit ADC with Track/Hold
AD7820KNZ AD-AD7820KNZ Datasheet
475Kb / 12P
   LC2MOS High Speed UP-Compatible 8-Bit ADC with Track/Hold Function
REV. A
AD7821KPZ AD-AD7821KPZ Datasheet
816Kb / 16P
   LC2MOS High Speed, P Compatible 8-Bit ADC with Track/Hold Function
REV. B
AD7821 AD-AD7821 Datasheet
249Kb / 12P
   LC2MOS High Speed, mP-Compatible 8-Bit ADC with Track/Hold Function
REV. A
AD7820 AD-AD7820 Datasheet
609Kb / 12P
   LC2MOS HIGH-SPEED uP-COMPATIBLE 8-BIT ADC WITH TRACK/HOLD FUNCTION
REV. A
AD7821 AD-AD7821_17 Datasheet
330Kb / 17P
   8-Bit ADC with Track/Hold Function
logo
Maxim Integrated Produc...
MAX100 MAXIM-MAX100 Datasheet
123Kb / 16P
   250Msps, 8-Bit ADC with Track/Hold
19-0282; Rev 0; 7/94
MAX101A MAXIM-MAX101A Datasheet
116Kb / 16P
   500Msps, 8-Bit ADC with Track/Hold
19-1109; Rev 0; 7/96
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com