bq500212A

SLUSBD6B – JULY 2013 – REVISED NOVEMBER 2013

www.ti.com

PIN FUNCTIONS (continued)

PIN

I/O

DESCRIPTION

NO.

NAME

32

GND

—

GND.

33

—

Digital core 3.3-V supply. Be sure to decouple with bypass capacitors as close to the part as

V33D

possible.

34

—

Analog 3.3-V Supply. This pin can be derived from V33D supply, decouple with 10-

Ω resistor

V33A

and additional bypass capacitors

35

BPCAP

—

Bypass capacitor for internal 1.8-V core regulator. Connect bypass capacitor to GND.

36

GND

—

GND.

37

COMM_A+

I

Digital demodulation non-inverting input A, connect parallel to input B+.

38

COMM_A-

I

Digital demodulation inverting input A, connect parallel to input B-.

39

COMM_B+

I

Digital demodulation non-inverting input B, connect parallel to input A+.

40

COMM_B-

I

Digital demodulation inverting input B, connect parallel to input A-.

41

RESERVED

O

Reserved, leave this pin open.

42

I

Transmitter input current, used for efficiency calculations. Use 20-m

Ω sense resistor and

I_SENSE

A=50 gain current sense amplifier.

43

LOSS_THR

I

Input to program FOD/PMOD thresholds and FOD_CAL correction.

44

LED_MODE

I

Input to select from four LED modes.

45

PWR_UP

I

Connected to external test circuit or LED drive circuit.

46

I

Transmitter input voltage, used for efficiency calculations. Use 76.8-k

Ω to 10-kΩ divider to

V_SENSE

minimize quiescent current.

47

GND

—

GND.

48

ADCREF

I

External Reference Voltage Input. Connect this input to GND.

49

EPAD

—

Flood with copper GND plane and stitch vias to PCB internal GND plane.

8

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

Product Folder Links: bq500212A