Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TLK10081CTR Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # TLK10081CTR
Description  10Gbps 1-8 CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLK10081CTR Datasheet(HTML) 2 Page - Texas Instruments

  TLK10081CTR Datasheet HTML 1Page - Texas Instruments TLK10081CTR Datasheet HTML 2Page - Texas Instruments TLK10081CTR Datasheet HTML 3Page - Texas Instruments TLK10081CTR Datasheet HTML 4Page - Texas Instruments TLK10081CTR Datasheet HTML 5Page - Texas Instruments TLK10081CTR Datasheet HTML 6Page - Texas Instruments TLK10081CTR Datasheet HTML 7Page - Texas Instruments TLK10081CTR Datasheet HTML 8Page - Texas Instruments TLK10081CTR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 62 page
background image
TLK10081
SLLSEE9 – NOVEMBER 2013
www.ti.com
1.3
Description
The TLK10081 is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point
data transmission systems. The device allows for a reduction in the number of physical links required for a
certain data throughput by multiplexing multiple lower-rate serial links into higher-rate serial links.
The TLK10081 has a low-speed interface which can accommodate one to eight bidirectional serial links
running at rates from 250 Mbps to 1.25 Gbps (maximum of 10 Gbps total throughput). The device’s high
speed interfaces can operate at rates from 1 Gbps to 10 Gbps. The high speed interface is designed to
run at 8 x the low speed serial rate regardless of the number of lanes connected. Filler data will be placed
on any unused lanes in order to keep the interleaved lane ordering constant. This allows for low speed
lanes to be hot swapped during normal operation without requiring a change in configuration.
A 1:1 mode is also supported for data rates ranging from 0.5 Gbps to 2.5 Gbps, whereby both low speed
and high speed are rate matched. The TX and RX datapaths are also independent, so TX may operate in
8:1 mode while RX operates in 1:1 mode. This independence is restricted to using the same low speed
line rate. For example, the TX can operate at 8 x 1.25 Gbps while RX operates at 1 x 1.25 Gbps.
The individual Low Speed lanes may also operate at independent rates in byte interleave mode, provided
they are operating at integer multiples. The High Speed line rate must be configured based on the fastest
Low Speed line rate.
The device has multiple interleaving/de-interleaving schemes that may be used depending on the data
type. These schemes allow for the low speed lane ordering to be recovered after the lanes are transmitted
over a single high-speed link. There is also a programmable scrambling/de-scrambling function available
to help ensure that the high-speed data has suitable properties for transmission (i.e., sufficient transition
density for clock recovery and DC balance over time) even for non-ideal input data.
The TLK10081 has the ability to perform lane alignment on 2, 3, or 4 lanes with up to four bytes of lane
de-skew.
Both the low speed and high speed side interfaces (transmitters and receivers) use CML signaling with
integrated termination resistors and feature programmable transmitter de-emphasis levels and adaptive
receive equalization to help compensate for media impairments at higher frequencies. The device’s serial
transceivers used are capable of interfacing to optical modules as well as higher-loss connections such as
PCB backplanes and controlled-impedance copper cabling.
To aid in system synchronization, the TLK10081 is capable of extracting clocking information from the
serial input data streams and outputting a recovered clock signal. This recovered clock can be input to a
jitter cleaner in order to provide a synchronized system clock. The device also has two reference clock
input ports and a flexible internal PLL, allowing for various serial rates to be supported with a single
reference clock input frequency.
The device has various built-in self-test features to aid with system validation and debugging. Among
these are pattern generation and verification on all serial lanes as well as internal data loopback paths.
2
INTRODUCTION
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TLK10081


Similar Part No. - TLK10081CTR

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLK100 TI-TLK100 Datasheet
876Kb / 88P
[Old version datasheet]   Industrial Temp, Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver
TLK10002 TI1-TLK10002 Datasheet
620Kb / 73P
[Old version datasheet]   10Gbps Dual-Channel Multi-Rate Transceiver
MAY2011
TLK10002CTR TI1-TLK10002CTR Datasheet
620Kb / 73P
[Old version datasheet]   10Gbps Dual-Channel Multi-Rate Transceiver
MAY2011
TLK10021ZWQ TI1-TLK10021ZWQ Datasheet
658Kb / 2P
[Old version datasheet]   10 Gbps PHY Transceiver for LAN/MAN/SAN Applications
TLK10022 TI1-TLK10022 Datasheet
566Kb / 64P
[Old version datasheet]   10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
More results

Similar Description - TLK10081CTR

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLK10022 TI1-TLK10022 Datasheet
566Kb / 64P
[Old version datasheet]   10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
TLK10002 TI1-TLK10002 Datasheet
620Kb / 73P
[Old version datasheet]   10Gbps Dual-Channel Multi-Rate Transceiver
MAY2011
logo
Broadcom Corporation.
BCM8128 BOARDCOM-BCM8128 Datasheet
125Kb / 1P
   MULTI RATE 10GBPS SONET / SDH/ 10GE/FEC MUX
logo
Semtech Corporation
EBK-GS6150-00 SEMTECH-EBK-GS6150-00 Datasheet
217Kb / 3P
   Multi-Rate Serial Digital Reclocker
logo
Texas Instruments
DS250DF810 TI1-DS250DF810 Datasheet
899Kb / 12P
[Old version datasheet]   25 Gbps Multi-Rate 8-Channel Retimer
DS280DF810 TI1-DS280DF810 Datasheet
332Kb / 11P
[Old version datasheet]   28 Gbps Multi-Rate 8-Channel Retimer
DS280DF810 TI1-DS280DF810_V01 Datasheet
2Mb / 51P
[Old version datasheet]   DS280DF810 28 Gbps Multi-Rate 8-Channel Retimer
logo
Finisar Corporation.
FTLX3912M3 FINISAR-FTLX3912M3 Datasheet
477Kb / 14P
   High Link Budget, Multi-Rate, DWDM XFP Optical Transceiver
logo
Texas Instruments
DS90UA101-Q1 TI1-DS90UA101-Q1_14 Datasheet
571Kb / 41P
[Old version datasheet]   Multi-Channel Digital Audio Link
DS90UA102-Q1 TI1-DS90UA102-Q1_14 Datasheet
1Mb / 47P
[Old version datasheet]   Multi-Channel Digital Audio Link
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com