Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

OR2T15A-7BC304 Datasheet(PDF) 5 Page - List of Unclassifed Manufacturers

Part # OR2T15A-7BC304
Description  Field-Programmable Gate Arrays
Download  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

OR2T15A-7BC304 Datasheet(HTML) 5 Page - List of Unclassifed Manufacturers

  OR2T15A-7BC304 Datasheet HTML 1Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 2Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 3Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 4Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 5Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 6Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 7Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 8Page - List of Unclassifed Manufacturers OR2T15A-7BC304 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 192 page
background image
Lucent Technologies Inc.
5
Data Sheet
June 1999
ORCA Series 2 FPGAs
ORCA Foundry Development System
Overview
The
ORCA Foundry Development System interfaces to
front-end design entry tools and provides the tools to
produce a configured FPGA. In the design flow, the
user defines the functionality of the FPGA at two
points: at design entry and at the bit stream generation
stage.
Following design entry, the development system’s map,
place, and route tools translate the netlist into a routed
FPGA. Its bit stream generator is then used to generate
the configuration data which is loaded into the FPGA’s
internal configuration RAM. When using the bit stream
generator, the user selects options that affect the func-
tionality of the FPGA. Combined with the front-end
tools,
ORCA Foundry produces configuration data that
implements the various logic and routing options dis-
cussed in this data sheet.
Architecture
The
ORCA Series FPGA is comprised of two basic
elements: PLCs and PICs. Figure 1 shows an array of
programmable logic cells (PLCs) surrounded by pro-
grammable input/output cells (PICs). The Series 2 has
PLCs arranged in an array of 20 rows and 20 columns.
PICs are located on all four sides of the FPGA between
the PLCs and the IC edge.
The location of a PLC is indicated by its row and col-
umn so that a PLC in the second row and third column
is R2C3. PICs are indicated similarly, with PT (top) and
PB (bottom) designating rows and PL (left) and PR
(right) designating columns, followed by a number. The
routing resources and configuration RAM are not
shown, but the interquad routing blocks (hIQ, vIQ)
present in the Series 2 series are shown.
Each PIC contains the necessary I/O buffers to inter-
face to bond pads. The PICs also contain the routing
resources needed to connect signals from the bond
pads to/from PLCs. The PICs do not contain any user-
accessible logic elements, such as flip-flops.
Combinatorial logic is done in look-up tables (LUTs)
located in the PFU. The PFU can be used in different
modes to meet different logic requirements. The LUT’s
configurable medium-/large-grain architecture can be
used to implement from one to four combinatorial logic
functions. The flexibility of the LUT to handle wide input
functions, as well as multiple smaller input functions,
maximizes the gate count/PFU.
The LUTs can be programmed to operate in one of
three modes: combinatorial, ripple, or memory. In com-
binatorial mode, the LUTs can realize any four-, five-,
or six-input logic functions. In ripple mode, the high-
speed carry logic is used for arithmetic functions, the
new multiplier function, or the enhanced data path
functions. In memory mode, the LUTs can be used as a
16 x 4 read/write or read-only memory (asynchronous
mode or the new synchronous mode) or a new 16 x 2
dual-port memory.
Programmable Logic Cells
The programmable logic cell (PLC) consists of a pro-
grammable function unit (PFU) and routing resources.
All PLCs in the array are identical. The PFU, which con-
tains four LUTs and four latches/FFs for logic imple-
mentation, is discussed in the next section.
Programmable Function Unit
The PFUs are used for logic. Each PFU has 19 exter-
nal inputs and six outputs and can operate in several
modes. The functionality of the inputs and outputs
depends on the operating mode.
The PFU uses three input data buses (A[4:0], B[4:0],
WD[3:0]), four control inputs (C0, CK, CE, LSR), and a
carry input (CIN); the last is used for fast arithmetic
functions. There is a 5-bit output bus (O[4:0]) and a
carry-out (COUT).
5-2750(F).r3
Figure 2. PFU Ports
PROGRAMMABLE LOGIC CELL (PLC)
WD3
WD2
WD1
WD0
A4
A3
A2
A1
A0
B4
B3
B2
B1
B0
O4
O3
O2
O1
O0
PROGRAMMABLE
FUNCTION UNIT
CE LSR
C0 CK
(ROUTING RESOURCES, CONFIGURATION RAM)
CIN
(PFU)
COUT


Similar Part No. - OR2T15A-7BC304

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
OR2T15A LATTICE-OR2T15A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
More results

Similar Description - OR2T15A-7BC304

ManufacturerPart #DatasheetDescription
logo
Xilinx, Inc
DS022-1 XILINX-DS022-1 Datasheet
89Kb / 5P
   Field Programmable Gate Arrays
DS022 XILINX-DS022 Datasheet
1Mb / 233P
   Field Programmable Gate Arrays
logo
Agere Systems
OR4E2 AGERE-OR4E2 Datasheet
3Mb / 124P
   Field-Programmable Gate Arrays
logo
Lattice Semiconductor
OR2C04A LATTICE-OR2C04A Datasheet
3Mb / 192P
   Field-Programmable Gate Arrays
logo
List of Unclassifed Man...
ATT3000 ETC1-ATT3000 Datasheet
498Kb / 80P
   Field-Programmable Gate Arrays
logo
Texas Instruments
TPC10 TI-TPC10 Datasheet
3Mb / 69P
[Old version datasheet]   CMOS FIELD-PROGRAMMABLE GATE ARRAYS
logo
ATMEL Corporation
AT6000 ATMEL-AT6000 Datasheet
591Kb / 28P
   Coprocessor Field Programmable Gate Arrays
logo
Xilinx, Inc
XC4000 XILINX-XC4000 Datasheet
221Kb / 22P
   Third Generation Field-Programmable Gate Arrays
XC4036XLA XILINX-XC4036XLA Datasheet
141Kb / 14P
   XC4000XLA/XV Field Programmable Gate Arrays
logo
Agere Systems
OR3C80-4PS240 AGERE-OR3C80-4PS240 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com