Electronic Components Datasheet Search |
|
AD7302BRUZ Datasheet(PDF) 3 Page - Analog Devices |
|
AD7302BRUZ Datasheet(HTML) 3 Page - Analog Devices |
3 / 16 page AD7302 –3– REV. 0 TIMING CHARACTERISTICS1, 2 Limit at TMIN, TMAX Parameter (B Version) Units Conditions/Comments t1 0 ns min Address to Write Setup Time t2 0 ns min Address Valid to Write Hold Time t3 0 ns min Chip Select to Write Setup Time t4 0 ns min Chip Select to Write Hold Time t5 20 ns min Write Pulse Width t6 15 ns min Data Setup Time t7 4.5 ns min Data Hold Time t8 20 ns min Write to LDAC Setup Time t9 20 ns min LDAC Pulse Width t10 20 ns min CLR Pulse Width NOTES 1Sample tested at +25 °C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V DD) and timed from a voltage level of (VIL + VIH)/2. tr and tf should not exceed 1 µs on any digital input. 2See Figure 1. A/B CS WR D7–D0 LDAC CLR t1 t2 t4 t3 t5 t6 t7 t8 t10 t9 Figure 1. Timing Diagram for Parallel Data Write (VDD = +2.7 V to +5.5 V; GND = 0 V; Reference = Internal VDD/2 Reference; all specifications TMIN to TMAX unless otherwise noted) |
Similar Part No. - AD7302BRUZ |
|
Similar Description - AD7302BRUZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |