Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9517-0ABCPZ Datasheet(PDF) 30 Page - Analog Devices

Part # AD9517-0ABCPZ
Description  12-Output Clock Generator with Integrated 2.8 GHz VCO
Download  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9517-0ABCPZ Datasheet(HTML) 30 Page - Analog Devices

Back Button AD9517-0ABCPZ Datasheet HTML 26Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 27Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 28Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 29Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 30Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 31Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 32Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 33Page - Analog Devices AD9517-0ABCPZ Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 80 page
background image
AD9517-0
Data Sheet
Rev. E | Page 30 of 80
PROGRAMMABLE
N DELAY
REFIN (REF1)
REFIN (REF2)
CLK
CLK
REF1
REF2
AD9517-0
STATUS
STATUS
R
DIVIDER
VCO STATUS
PROGRAMMABLE
R DELAY
REFERENCE
SWITCHOVER
REF_ SEL
CPRSET VCP
VS
GND
RSET
DISTRIBUTION
REFERENCE
REFMON
CP
STATUS
LD
P, P + 1
PRESCALER
A/B
COUNTERS
N DIVIDER
BYPASS
LF
LOW DROPOUT
REGULATOR (LDO)
VCO
PHASE
FREQUENCY
DETECTOR
LOCK
DETECT
CHARGE
PUMP
HOLD
OUT0
OUT1
OUT0
OUT1
LVPECL
DIVIDE BY
1 TO 32
OUT2
OUT3
OUT2
OUT3
LVPECL
DIVIDE BY
1 TO 32
DIVIDE BY
1 TO 32
LVDS/CMOS
DIVIDE BY
1 TO 32
DIVIDE BY
1 TO 32
LVDS/CMOS
DIVIDE BY
1 TO 32
0
1
DIVIDE BY
2, 3, 4, 5, OR 6
PD
SYNC
RESET
SCLK
SDIO
SDO
CS
DIGITAL
LOGIC
SERIAL
CONTROL
PORT
OUT4 (OUT4A)
OUT4 (OUT4B)
OUT5 (OUT5A)
OUT5 (OUT5B)
OUT6 (OUT6A)
OUT6 (OUT6B)
OUT7 (OUT7A)
OUT7 (OUT7B)
∆T
∆T
∆T
∆T
Figure 44. Internal VCO and Clock Distribution
Internal VCO and Clock Distribution
When using the internal VCO and PLL, the VCO divider must
be employed to ensure that the frequency presented to the channel
dividers does not exceed their specified maximum frequency of
1600 MHz (see Table 3). The internal PLL uses an external loop
filter to set the loop bandwidth. The external loop filter is also
crucial to the loop stability.
When using the internal VCO, it is necessary to calibrate the
VCO (Register 0x018[0]) to ensure optimal performance.
For internal VCO and clock distribution applications, use the
register settings that are shown in Table 24.
Table 24. Settings When Using Internal VCO
Register
Function
0x010[1:0] = 00b
PLL normal operation (PLL on).
0x010 to 0x01D
PLL settings. Select and enable a reference
input; set R, N (P, A, B), PFD polarity, and ICP
according to the intended loop configuration.
0x018[0] = 0b,
0x232[0] = 1b
Reset VCO calibration. This is not required
the first time after power-up, but it must be
performed subsequently.
0x1E0[2:0]
Set VCO divider to divide-by-2, divide-by-3,
divide-by-4, divide-by-5, and divide-by-6.
0x1E1[0] = 0b
Use the VCO divider as the source for the
distribution section.
0x1E1[1] = 1b
Select VCO as the source.
0x018[0] = 1b,
0x232[0] = 1b
Initiate VCO calibration.


Similar Part No. - AD9517-0ABCPZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9517-0ABCPZ AD-AD9517-0ABCPZ Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
AD9517-0ABCPZ-RL7 AD-AD9517-0ABCPZ-RL7 Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
More results

Similar Description - AD9517-0ABCPZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9517-0ABCPZ AD-AD9517-0ABCPZ Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
AD9517-0 AD-AD9517-0_15 Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
AD9518-0 AD-AD9518-0_15 Datasheet
1Mb / 64P
   6-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. C
AD9516-0 AD-AD9516-0_07 Datasheet
1Mb / 84P
   14-Output Clock Generator with Integrated 2.8 GHz VCO
REV. 0
AD9516-0 AD-AD9516-0_15 Datasheet
1Mb / 80P
   14-Output Clock Generator with Integrated 2.8 GHz VCO
REV. C
AD9520-0 AD-AD9520-0 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO
REV. 0
AD9522-0 AD-AD9522-0 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO
REV. 0
AD9517-2 AD-AD9517-2_15 Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.2 GHz VCO
Rev. E
AD9517-3 AD-AD9517-3 Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.0 GHz VCO
Rev. E
AD9517-3ABCPZ AD-AD9517-3ABCPZ Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.0 GHz VCO
Rev. E
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com