Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

C8051F124-GQR Datasheet(PDF) 57 Page - Silicon Laboratories

Part No. C8051F124-GQR
Description  Mixed Signal ISP Flash MCU Family
Download  350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F124-GQR Datasheet(HTML) 57 Page - Silicon Laboratories

Back Button C8051F124-GQR Datasheet HTML 53Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 54Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 55Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 56Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 57Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 58Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 59Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 60Page - Silicon Laboratories C8051F124-GQR Datasheet HTML 61Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 350 page
background image
C8051F120/1/2/3/4/5/6/7
C8051F130/1/2/3
Rev. 1.4
57
5.2.
ADC Modes of Operation
ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the sys-
tem clock divided by the value held in the ADCSC bits of register ADC0CF.
5.2.1. Starting a Conversion
A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start
of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by:
1.
Writing a ‘1’ to the AD0BUSY bit of ADC0CN;
2.
A Timer 3 overflow (i.e. timed continuous conversions);
3.
A rising edge detected on the external ADC convert start signal, CNVSTR0;
4.
A Timer 2 overflow (i.e. timed continuous conversions).
The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete.
The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag
(ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L.
Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in
Figure 5.5) depending on the programmed state of the AD0LJST bit in the ADC0CN register.
When initiating conversions by writing a ‘1’ to AD0BUSY, the AD0INT bit should be polled to determine
when a conversion has completed (ADC0 interrupts may also be used). The recommended polling proce-
dure is shown below.
Step 1. Write a ‘0’ to AD0INT;
Step 2. Write a ‘1’ to AD0BUSY;
Step 3. Poll AD0INT for ‘1’;
Step 4. Process ADC0 data.
When CNVSTR0 is used as a conversion start source, it must be enabled in the crossbar, and the corre-
sponding pin must be set to open-drain, high-impedance mode (see Section “18. Port Input/Output” on
page 235
for more details on Port I/O configuration).


Similar Part No. - C8051F124-GQR

ManufacturerPart No.DatasheetDescription
Silicon Laboratories
Silicon Laboratories
C8051F124-GQ SILABS-C8051F124-GQ Datasheet
1Mb / 350P
   Mixed Signal ISP Flash MCU Family
More results

Similar Description - C8051F124-GQR

ManufacturerPart No.DatasheetDescription
Silicon Laboratories
Silicon Laboratories
C8051F300 SILABS-C8051F300 Datasheet
1Mb / 176P
   Mixed Signal ISP Flash MCU Family
C8051F120 SILABS-C8051F120 Datasheet
2Mb / 356P
   Mixed Signal ISP Flash MCU Family
C8051F50X SILABS-C8051F50X Datasheet
2Mb / 312P
   Mixed Signal ISP Flash MCU Family
C8051F70X SILABS-C8051F70X Datasheet
1Mb / 290P
   Mixed Signal ISP Flash MCU Family
C8051F54X SILABS-C8051F54X_14 Datasheet
1Mb / 275P
   Mixed Signal ISP Flash MCU Family
List of Unclassifed Manufacturers
List of Unclassifed Man...
C8051F300 ETC-C8051F300 Datasheet
3Mb / 174P
   Mixed Signal ISP Flash MCU Family
Silicon Laboratories
Silicon Laboratories
C8051F80X SILABS-C8051F80X Datasheet
1Mb / 250P
   Mixed Signal ISP Flash MCU Family
C8051F80X SILABS-C8051F80X_14 Datasheet
1Mb / 251P
   Mixed Signal ISP Flash MCU Family
C8051F040-GQR SILABS-C8051F040-GQR Datasheet
2Mb / 328P
   Mixed Signal ISP Flash MCU Family
C8051F54X SILABS-C8051F54X Datasheet
3Mb / 276P
   Mixed Signal ISP Flash MCU Family
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz