Electronic Components Datasheet Search |
|
PE83336 Datasheet(PDF) 4 Page - Peregrine Semiconductor |
|
PE83336 Datasheet(HTML) 4 Page - Peregrine Semiconductor |
4 / 12 page Product Specification PE83336 Page 4 of 12 ©2010-2012 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0137-05 │ UltraCMOS® RFIC Solutions Table 1. Pin Descriptions (continued) Note 1: All VDD pins are connected by diodes and must be supplied with the same positive voltage level. VDD-fp and VDD-fp are used to power the fp and fc outputs and can alternatively be left floating or connected to GND to disable the fp and fc outputs. Note 2: All digital input pins have 70 k Ω pull-down resistors to ground. 30 fp ALL Output Monitor pin for main divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding VDD pin 31. 31 VDD-fp ALL (Note 1) VDD for fp. Can be left floating or connected to GND to disable the fp output. 32 Dout Serial, Parallel Output Data Out. The MSEL signal and the raw prescaler output are available on Dout through enhancement register programming. 33 VDD ALL (Note 1) Same as pin 1. 34 Cext ALL Output Logical “NAND” of PD_ U and PD_D terminated through an on chip, 2 kΩ series resistor. Connecting Cext to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD. 35 VDD ALL (Note 1) Same as pin 1. 36 PD_ D ALL Output PD_ D is pulse down when fp leads fc. 37 PD_ U ALL PD_ U is pulse down when fc leads fp. 38 VDD-fc ALL (Note 1) VDD for fc can be left floating or connected to GND to disable the fc output. 39 fc ALL Output Monitor pin for reference divider output. Switching activity can be disabled through enhancement register programming or by floating or grounding VDD pin 38. 40 GND ALL Ground. 41 GND ALL Ground. 42 fr ALL Input Reference frequency input. 43 LD ALL Output Lock detect and open drain logical inversion of CEXT. When the loop is in lock, LD is high impedance, otherwise LD is a logic low (“0”). 44 Enh Serial, Parallel Input Enhancement mode. When asserted low (“0”), enhancement register bits are functional. N/A NC ALL No connection. Pin No. (44-lead CQFJ) Pin Name Interface Mode Type Description Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com |
Similar Part No. - PE83336_14 |
|
Similar Description - PE83336_14 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |