D27

D26

D25

D24

D23

D0

A3

A2

A1

A0

MSB

LSB

DATAuWire

CLKuWire

LEuWire

LMK01000

SNAS437G – FEBRUARY 2008 – REVISED OCTOBER 2009

www.ti.com

Electrical Characteristics

(1) (continued)

(3.15 V

characterization and are not guaranteed).

Symbol

Parameter

Conditions

Min

Typ

Max

Units

High-Level Input Voltage

1.6

Vcc

V

Low-Level Input Voltage

0.4

V

High-Level Input Current

-5.0

5.0

µA

Low-Level Input Current

-5.0

5.0

µA

MICROWIRE Timing

Data to Clock Set Up Time

See Data Input Timing

25

ns

Data to Clock Hold Time

See Data Input Timing

8

ns

Clock Pulse Width High

See Data Input Timing

25

ns

Clock Pulse Width Low

See Data Input Timing

25

ns

Clock to Enable Set Up Time

See Data Input Timing

25

ns

Enable to Clock Set Up Time

See Data Input Timing

25

ns

Enable Pulse Width High

See Data Input Timing

25

ns

(11) Applies to CLKuWire, DATAuWire, and LEuWire.

Serial Data Timing Diagram

Data bits set on the DATAuWire signal are clocked into a shift register, MSB first, on each rising edge of the

CLKuWire signal. On the rising edge of the LEuWire signal, the data is sent from the shift register to the

addressed register determined by the LSB bits. After the programming is complete the CLKuWire, DATAuWire,

and LEuWire signals should be returned to a low state. The slew rate of CLKuWire, DatauWire, and LEuWire

should be at least 30 V/µs.

8

Submit Documentation Feedback

Copyright © 2008–2009, Texas Instruments Incorporated

Product Folder Links: LMK01000