Electronic Components Datasheet Search |
|
LMK04000 Datasheet(PDF) 5 Page - Texas Instruments |
|
|
LMK04000 Datasheet(HTML) 5 Page - Texas Instruments |
5 / 66 page LMK04000, LMK04001, LMK04002, LMK04010 LMK04011, LMK04031, LMK04033 www.ti.com SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011 PIN DESCRIPTIONS (continued) Pin Number Name(s) I/O Type Description 19 VCC5 PWR Power Supply for CLKin buffers and PLL1 R-divider 20 CLKin0 I ANLG Reference Clock Input Port for PLL1 - AC or DC Coupled (1) 21 CLKin0* I ANLG Reference Clock Input Port for PLL1 (complimentary) - AC or DC Coupled (1) 22 VCC6 PWR Power Supply for PLL1 Phase Detector and Charge Pump 23 CPout1 O ANLG Charge Pump1 Output 24 VCC7 PWR Power Supply for PLL1 N-Divider 25 CLKin1 I ANLG Reference Clock Input Port for PLL1 - AC or DC Coupled (1) 26 CLKin1* I ANLG Reference Clock Input Port for PLL1 (complimentary) - AC or DC Coupled (1) 27 SYNC* I CMOS Global Clock Output Synchronization 28 OSCin I ANLG Reference oscillator Input for PLL2 - AC Coupled 29 OSCin* I ANLG Reference oscillator Input for PLL2 - AC Coupled 30 VCC8 PWR Power Supply for OSCin Buffer and PLL2 R-Divider 31 VCC9 PWR Power Supply for PLL2 Phase Detector and Charge Pump 32 CPout2 O ANLG Charge Pump2 Output 33 VCC10 PWR Power Supply for VCO Divider and PLL2 N-Divider 34 CLKin0_LOS O LVCMOS Status of CLKin0 reference clock input 35 CLKin1_LOS O LVCMOS Status of CLKin1 reference clock input 36 Bias I ANLG Bias Bypass. AC coupled with 1 µF capacitor to Vcc1 37 VCC11 PWR Power Supply for CLKout1 38 CLKout1 O LVPECL/LVCMOS Clock Channel 1 Output 39 CLKout1* O LVPECL/LVCMOS Clock Channel 1* Output 40 VCC12 PWR Power Supply for CLKout2 41 CLKout2 O LVPECL/LVCMOS Clock Channel 2 Output 42 CLKout2* O LVPECL/LVCMOS Clock Channel 2* Output 43 VCC13 PWR Power Supply for CLKout3 44 CLKout3 O LVPECL Clock Channel 3 Output 45 CLKout3* O LVPECL Clock Channel 3* Output 46 VCC14 PWR Power Supply for CLKout4 47 CLKout4 O LVDS/LVPECL Clock Channel 4 Output 48 CLKout4* O LVDS/LVPECL Clock Channel 4* Output DAP DAP DIE ATTACH PAD, connect to GND (1) The reference clock inputs may be either AC or DC coupled. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Copyright © 2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Links: LMK04000 LMK04001 LMK04002 LMK04010 LMK04011 LMK04031 LMK04033 |
Similar Part No. - LMK04000 |
|
Similar Description - LMK04000 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |