Electronic Components Datasheet Search |
|
SN65LVCP204 Datasheet(PDF) 7 Page - Texas Instruments |
|
|
SN65LVCP204 Datasheet(HTML) 7 Page - Texas Instruments |
7 / 22 page SN65LVCP204 www.ti.com ................................................................................................................................................................................................... SLLS913 – MARCH 2009 SWITCHING CHARACTERISTICS (continued) over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP(1) MAX UNIT 0 dB preemphasis Intrinsic deterministic device (PREx_x = 0); PRBS 27 – 1 2.5 Gbps 30 ps jitter (5)(6), peak-to-peak See Figure 8 for the test pattern circuit. DJ 1.25 Gbps; 0 dB preemphasis EQ = 1 Absolute deterministic (PREx_x = 0); PRBS 27 – 1 Over 25-inch 7 ps output jitter(7), peak-to-peak See Figure 8 for the test pattern (63,5-cm) circuit. FR4 trace (5) Intrinsic deterministic device jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation (DJ(OUT) – DJ(IN)), where DJ(OUT) is the total peak-to-peak deterministic jitter measured at the output of the device in PSPP. DJ(IN) is the peak-to-peak deterministic jitter of the pattern generator driving the device. (6) The SN65LVCP204 built-in passive input equalizer compensates for ISI. For a 25-inch (63,5-cm) FR4 transmission line with 8-mil (0,2-mm) trace width, the SN65LVCP204 typically reduces jitter by 60 ps from the device input to the device output. (7) Absolute deterministic output jitter reflects the deterministic jitter measured at the SN65LVCP204 output. The value is a real value measured with a bit-error tester as described in Figure 8. The absolute DJ reflects the sum of all deterministic jitter components accumulated over the link: DJ(absolute) = DJ(Signal generator) + DJ(transmission line) + DJ(intrinsic(LVCP204)). Table 2. Preemphasis Controls PL2, PL1, PS2, and PS1 OUTPUT OUTPUT LEVEL IN mVpp TYPICAL FR4 Px2(1) Px1(1) PREEMPHASIS TRACE LENGTH DE-EMPHASIZED PREEMPHASIZED LEVEL IN dB 0 0 0 dB 1200 1200 10 inches (25,4 cm) of FR4 trace 0 1 3 dB 850 1200 20 inches (50,8 cm) of FR4 trace 1 0 6 dB 600 1200 30 inches (76,2 cm) of FR4 trace 40 inches (101,6 cm) of FR4 1 1 9 dB 425 1200 trace (1) x = L or S Table 3. Receive Equalization Settings EQ EQUALIZATION TYPICAL TRACE 1 5 dB 25 inches (63,5 cm) of FR4 0 12 dB 43 inches (109,2 cm) of FR4 Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Link(s): SN65LVCP204 |
Similar Part No. - SN65LVCP204 |
|
Similar Description - SN65LVCP204 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |